Operads of Wiring Diagrams by Yau, Donald
ar
X
iv
:1
51
2.
01
60
2v
3 
 [m
ath
.C
T]
  7
 Fe
b 2
01
7
Operads of Wiring Diagrams
Donald Yau
THE OHIO STATE UNIVERSITY AT NEWARK, NEWARK, OH, USA
E-mail address: yau.22@osu.edu
Key words and phrases. Wiring diagrams, undirected wiring diagrams, operads,
colored operads, operad algebras, finite presentation, propagator algebra, discrete
systems, open dynamical systems, relational algebra.
ABSTRACT. Wiring diagrams and undirected wiring diagrams are graphical lan-
guages for describing interconnected processes and their compositions. These ob-
jects have enormous potentials for applications in many different disciplines, in-
cluding computer science, cognitive neuroscience, dynamical systems, network
theory, and circuit diagrams. It is known that the collection of wiring diagrams
is an operad and likewise for undirected wiring diagrams.
This monograph is a comprehensive study of the combinatorial structure of
various operads of wiring diagrams and undirected wiring diagrams. Our first
main objective is to prove a finite presentation theorem for each operad of wiring
diagrams, describing each one in terms of just a few operadic generators and a
small number of generating relations. For example, the operad of wiring diagrams
has 8 generators and 28 generating relations, while the operad of undirectedwiring
diagrams has 6 generators and 17 generating relations.
Our secondmain objective is to prove a corresponding finite presentation the-
orem for algebras over each operad of wiring diagrams. As applications we pro-
vide finite presentations for the propagator algebra, the algebra of discrete systems,
the algebra of open dynamical systems, and the (typed) relational algebra. We also
provide a partial verification of Spivak’s conjecture regarding the quotient-freeness
of the relational algebra.
Our third main objective is to construct explicit operad maps among the sev-
eral operads of wiring diagrams. In particular, there is a surjective operad map
from the operad of all wiring diagrams, including delay nodes, to the operad of
undirected wiring diagrams.
This monograph is intended for graduate students, mathematicians, scientists,
and engineers interested in operads and wiring diagrams. Assuming no prior
knowledge of categories, operads, and wiring diagrams, this monograph is self-
contained and can be used as a supplement in a graduate course and for indepen-
dent study. There are over 100 graphical illustrations and a chapter with a list of
problems.
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Chapter 1
Introduction
1.1. What are Wiring Diagrams?
Wiring diagrams form a kind of graphical language that describes operations or
processes with multiple inputs and multiple outputs and how such operations are
wired together to form a larger and more complicated operation. Some visual ex-
amples of wiring diagrams are in (2.2.18.1), Chapter 3, and Example 4.2.3. The
first type of wiring diagrams that we are going to study in this monograph was
first introduced in [RS13], with variants studied in [Spi15, Spi15b, VSL15]. In
[Spi15, Spi15b] wiring diagrams without delay nodes (Def. 5.3.1), which we call
normal wiring diagrams, were used to study mode-dependent networks , discrete
systems, and dynamical systems. In [VSL15] wiring diagramswithout delay nodes
and whose supplier assignments are bijections (Def. 5.4.1), which we call strict
wiring diagrams, were used to study open dynamical systems.
Wiring diagrams are by nature directed, in the sense that every operation has a
finite set of inputs and a finite set of outputs, each element of which is allowed to
carry a value of some kind. There is also an undirected version of wiring diagrams
[Spi13, Spi14]. Unlike a wiring diagram, in an undirected wiring diagram, each
operation is a finite set, each element of which is again allowed to carry a value.
Some visual examples of undirectedwiring diagrams are in (7.1.7.1), Example 7.3.8,
and Chapters 8 and 9. For those familiar with operad theory, the distinction be-
tween wiring diagrams and undirected wiring diagrams is similar to that between
operads and cyclic operads. Just as cyclic operads are not simpler than operads,
undirected wiring diagrams are not really simpler than wiring diagrams and have
their own subtlety.
1
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The main reason that wiring diagrams and undirected wiring diagrams are im-
portant is that they have enormous potential for applications in many different dis-
ciplines. Wiring diagrams and undirected wiring diagrams allow one to consider
a finite collection of related operations, wired together in some way, as an opera-
tion itself. Such an operation can then be considered as a single operation within
a yet larger collection of operations, and so forth. For instance, a finite collection
of related operations may be a group of neurons in a certain region of the brain, a
collection of codes within a large computer program, or a few related agents within
a large supply-chain. In fact, the authors of [RS13] cited both computer science and
cognitive neuroscience as potential applications of wiring diagrams. Furthermore,
in [Spi15b, VSL15] wiring diagrams were used to study dynamical systems and
to model certain kinds of differential equations. Many potential fields of applica-
tions are mentioned in the introduction of [VSL15]. In [Spi13] undirected wiring
diagrams were used to study database relational queries, plug-and-play devices,
recursion, and circuit diagrams.
The substitution process involving wiring diagrams and undirected wiring di-
agrams described in the previous paragraph can be captured precisely using the
notion of colored operads. A colored operad, or just an operad, is a mathemati-
cal object that describes operations with multiple inputs and one output and their
compositions. A colored operad in which there are only unary operations is ex-
actly a category. If one restricts even further to just the 1-colored case in which
the unary operations form a set, then one has exactly a monoid, such as the set of
integers under addition. Therefore, a colored operad is a multiple-input general-
ization of a category, and in fact colored operads are also called symmetric multi-
categories. Multicategories without symmetric group actions were introduced by
Lambek [Lam69]. One-colored operads, together with the name operad, were intro-
duced by May [May72] in the topological setting. See [May97] for the definition of
a one-colored operad in a symmetric monoidal category. The book [Yau16] is an el-
ementary introduction to colored operads in symmetric monoidal categories. The
book [YJ15] has more in-depth discussion of colored operads and related objects.
In [RS13] Rupel and Spivak observed that the collection of wiring diagrams
is a colored operad WD, in which the operadic composition corresponds precisely
to the substitution process described above. Each colored operad has associated
algebras, on which the colored operad acts. The operadic action is similar to the
action of an associative algebra on a left module. The authors of [RS13] defined
a WD-algebra, called the propagator algebra, that models a certain kind of input-
output process.
Closely related colored operads of sub-classes of wiring diagrams were intro-
duced in [Spi15, Spi15b, VSL15]. We will denote by WD● (Def. 5.3.1) the operad
of normal wiring diagrams, meaning those without delay nodes. In [Spi15b] Spi-
vak introduced a WD●-algebra, called the algebra of discrete systems, that is closely
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related to a Moore machine, also known as a discrete state machine. Also we will
write WD0 (Def. 5.4.1) for the operad of strict wiring diagrams, meaning those
without delay nodes and whose supplier assignments are bijections. In [VSL15] a
WD0-algebra, called the algebra of open dynamical systems, was defined that models
a certain kind of differential equations. Likewise, in [Spi13] Spivak constructed the
colored operad UWD of undirected wiring diagrams. Spivak also defined a UWD-
algebra called the relational algebra, which was used to model relational queries in
database.
1.2. Purposes of this Monograph
This monograph is a comprehensive study of the combinatorial structure of the
operadsWD,WD●,WD0, andUWD of (normal/strict/undirected)wiring diagrams,
their algebras, and the relationships between these operads. Specifically, our main
results are of the following three types.
Finite Presentation for Operads: For each of the operads WD, WD●, WD0,
and UWD, we prove a finite presentation theorem that describes the op-
erad in terms of just a few operadic generators and a small number of
generating relations. For the operad of wiring diagrams WD, there are 8
generating wiring diagrams and 28 generating relations. For the smaller
operadsWD● andWD0 of normal and strict wiring diagrams, the numbers
of operadic generators and of generating relations are (7, 28) and (4, 8), re-
spectively. For the operad of undirected wiring diagrams UWD, there are
6 operadic generators and 17 generating relations.
Finite Presentation for Algebras: For each of the operads WD, WD●, WD0,
and UWD, we prove a corresponding finite presentation theorem for their
algebras. To be more precise, we describe WD-algebras using 8 generat-
ing structure maps and 28 generating axioms. So finite presentation refers
to theWD-algebra structure maps, not the elements in the underlying set.
Similar finite presentations are also obtained for the algebras over the op-
eradsWD● of normal wiring diagrams,WD0 of strict wiring diagrams, and
UWD of undirected wiring diagrams. As applications we provide finite
presentations for the propagator algebra over WD, the algebra of discrete
systems overWD●, the algebra of open dynamical systems overWD0, and
the (typed) relational algebra over UWD. Along the way, we provide a
partial verification of Spivak’s conjecture [Spi13] regarding the quotient-
freeness of the relational algebra.
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Maps Between Operads: We construct a commutative diagram
WD0
χ0 %%❏
❏❏
❏❏
❏❏
❏❏
// WD●
χ

// WD
ρ
zz✉✉
✉✉
✉✉
✉✉
✉
UWD
of operad maps, in which the horizontal maps are operad inclusions. For
each of the operad maps χ0, χ, and ρ, we compute precisely the image in
UWD. In particular, the operad map ρ ∶ WD // UWD is surjective. The
existence of the operad map ρ answers a question raised in [RS13].
The end of this chapter contains several tables that summarize themain results and
contain some key references.
The finite presentation theorems for the operads WD, WD●, WD0, and UWD
reduce the structure of these operads and their algebras to just a few generators
and relations. For example, our finite presentation theorem for the operad WD
reduces the understanding of this operad to just 8 simple wiring diagrams and 28
simple relations among them. Likewise, the structure map of a generalWD-algebra
can be quite involved, as can be seen in the propagator algebra [RS13]. Our finite
presentation theorem forWD-algebras reduces the definition and understanding of
WD-algebras to just 8 simple generating structure maps and 28 generating axioms,
almost all of which are trivial to check in practice. We will further illuminate this
point whenwe discuss the finite presentations for the propagator algebra overWD,
the algebra of discrete systems over WD●, the algebra of open dynamical systems
overWD0, and the (typed) relational algebra over UWD.
To give our finite presentation theorems for the operads WD, WD●, WD0, and
UWD, and for their algebras an even more familiar feel, let us recall a few other
places where various kinds of finite presentations occur. Each type of finite presen-
tation is a way to reduce a large, usually infinite, collection of conditions to a finite,
or at least smaller, collection of conditions, thereby making the relevant structure
more manageable.
(1) In basic group theory and commutative ring theory [AT69, Rot02], it is
quite common to consider finite presentation of groups and modules. For
example, over a commutative Noetherian ring, every finitely generated
module is also finitely presented [Rot02] (Prop. 7.59).
(2) A cornerstone in category theory, Mac Lane’s Coherence Theorem [Mac63,
Mac98] can be regarded as a finite presentation theorem for monoidal cat-
egories. Roughly speaking, this theorem says that, in any monoidal cat-
egory, the infinite collection of commutative formal diagrams has a finite
presentation. The generators are the associativity isomorphism, the left
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and the right units, and their inverses. The generating relations are the
Pentagon Axiom for 4-fold iterated tensor products and two unity axioms.
(3) In the linear setting, the operads for associative algebras, commutative al-
gebras, Lie algebras, Leibniz algebras, Poisson algebras, and many others,
are finitely presented [GK94]. For example, the associative operad has
one generator, which in its algebras corresponds to the usual multiplica-
tion A⊗ A // A of an associative algebra. The associative operad has one
generating relation, which in its algebras corresponds to the usual associa-
tivity axiom, (ab)c = a(bc), of an associative algebra.
(4) In [BE14, BSZ14] a finite presentation is given for the symmetric monoidal
category of signal-flow graphs. In applications signal-flow graphs form
another kind of graphical language that describes processes with inputs
and outputs and relations between them. One main difference between
(undirected) wiring diagrams and signal-flow graphs is that the composi-
tion of signal-flow graphs is done by grafting. This means that the outputs
of one signal-flow graph are connected to the inputs of another signal-flow
graph. This is similar to the situation in string diagrams [JSV96, SSR15]
On the other hand, the operadic composition of (undirected) wiring dia-
grams is done by substitution, which is pictorially depicted in (2.3.3.1) for
wiring diagrams and in (7.3.3.1) for undirected wiring diagrams. In more
conceptual terms, the collection of signal-flow graphs is a prop, hence an
algebra over the operad for props [YJ15] (Theorem 14.1). On the other
hand, the collection of (undirected) wiring diagrams is an operad.
(5) Closer to the topic of this monograph is [YJ15] (Ch.7), where finite pre-
sentations are given for various graph groupoids including those for col-
ored operads, colored props, and colored wheeled props. In fact, the way
we phrase and verify our finite presentation theorems for the operads of
(undirected) wiring diagrams and for their algebras is conceptually simi-
lar to the presentation in [YJ15] (Ch.7). One way to explain this conceptual
similarity is that, for both (undirected) wiring diagrams and the graphs
for, say, colored wheeled props, the composition is done by substitution.
However, wiring diagrams are in several ways more complicated than the
graphs in [YJ15]. In fact, the graphs in [YJ15] do not have delay nodes, in-
ternal and external wasted wires, and split wires, all of which can happen
in a wiring diagram. See, for example, the wiring diagram in (2.2.18.1).
1.3. Audience and Features
The main results in this monograph–namely, the finite presentation theorems for
the various operads of (undirected) wiring diagrams and for their algebras as well
as operad maps between them–are new. So this monograph should be useful to
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mathematicians with an interest in operads and (undirected) wiring diagrams. Fur-
thermore, due to the wide variety of potential applications, we also intend to make
this monograph and this subject accessible to scientists and engineers.
With such a large audience in mind, the prerequisite for this monograph has
been kept to an absolute minimum. In particular, we assume the reader is comfort-
able with basic concepts of sets, functions, and mathematical induction. No prior
knowledge of categories, operads, and (undirected) wiring diagrams is assumed.
The presentation of the material proceeds at a fairly leisurely pace and is roughly
at the advanced undergraduate to beginning graduate level. To motivate various
constructions and concepts, we have many examples and a lot of discussion that
explains the intuition behind the scene. Furthermore, there are over 100 pictures
throughout this monograph that help the reader visualize (undirected) wiring dia-
grams. Finally, to solidify one’s understanding of the subject, the reader may work
through the problems in Chapter 14. There are enough problems there to keep one
busy for a few days.
1.4. Chapter Summaries
This monograph is divided into three parts.
Part 1: Wiring Diagrams (Chapters 2–6)
This part contains the finite presentation theorems for the operadWD
of wiring diagrams, the operad WD● of normal wiring diagrams, the op-
eradWD0 of strict wiring diagrams, and their algebras.
Part 2: Undirected Wiring Diagrams (Chapters 7–11)
This part contains the finite presentation theorems for the operadUWD
of undirected wiring diagrams and for their algebras.
Part 3: Maps Between Operads of Wiring Diagrams (Chapters 12–15)
This part contains the construction and description of various operad
maps between the operads WD, WD●, WD0, and UWD. It also contains a
chapter with a list of problems and a chapter with references for further
reading.
Each part begins with a brief introduction and a reading guide. Below is a brief
description of each chapter.
In Chapter 2, to keep this document self-contained, we first recall two equiva-
lent definitions of a colored operad. The first definition is in terms of May’s operad
structure map γ, and the other one is in terms of the ○i-compositions. After recall-
ing the definition of a wiring diagram, we provide a proof of the fact from [RS13]
that the collection of wiring diagramsWD is a colored operad. The main difference
here is that we use the definition of a colored operad based on the ○i-compositions.
In this monograph, we prefer to work with the ○i-compositions rather than May’s
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operad structure map γ because the ○i-compositions are more convenient in phras-
ing and verifying our finite presentation theorems.
In Chapter 3 we introduce 8 generating wiring diagrams and 28 elementary rela-
tions among them. On the one hand, one may regard this chapter as a long list
of concrete examples of wiring diagrams and their operadic compositions. On the
other hand, in later chapters we will see that these finite collections of generating
wiring diagrams and elementary relations are sufficient to describe the operadWD
of wiring diagrams, its variants WD● andWD0, and their algebras.
For the finite presentation theorems for the operadWD of wiring diagrams and
its variantsWD● andWD0, we will need to be able to decompose every wiring dia-
gram in terms of the 8 generating wiring diagrams in a highly structured way. The
purpose of Chapter 4 is to supply all the steps needed to establish such a decom-
position.
The finite presentation theorems for the operadWD of wiring diagrams as well
as its two variantsWD● andWD0 are given in Chapter 5; see Theorems 5.2.11, 5.3.7,
and 5.4.8. Since we are not working in the linear setting (e.g., of modules) where
we can take quotients, we need to be extra careful in phrasing our finite presenta-
tions for the operadsWD,WD●, andWD0. For this purpose, a crucial concept is that
of a stratified presentation, which is the highly structured decomposition mentioned
in the previous paragraph. The results in Chapter 4 guarantees the existence of
a stratified presentation for each wiring diagram. This implies the finite genera-
tion parts of our finite presentation theorems forWD,WD●, andWD0. The relation
parts of the finite presentation theorems are phrased in terms of our concept of
an elementary equivalence. Roughly speaking, an elementary equivalence means re-
placing one side of either (i) an elementary relation in Chapter 3 or (ii) an operad
associativity/unity axiom for the generating wiring diagrams, by the other side.
In Chapter 6 we discuss finite presentations for algebras over the operadsWD,
WD●, andWD0. In each case, the finite presentation for algebras is a consequence of
the finite presentation theorem for the corresponding operad of wiring diagrams.
To illustrate the finite presentation forWD-algebras, we will describe the propaga-
tor algebra in terms of 8 generating structure maps and 28 generating axioms. To
illustrate our finite presentation for WD●-algebras, we will describe the algebra of
discrete systems in terms of 7 generating structure maps and 28 generating axioms.
To illustrate our finite presentation forWD0-algebras, wewill similarly describe the
algebra of open dynamical systems in terms of 4 generating structure maps and 8
generating axioms. This finishes Part 1 on wiring diagrams.
Part 2 begins with Chapter 7, where we first recall the notion of an undirected
wiring diagram. Then we give a proof of the fact that the collection of undirected
wiring diagrams forms an operad UWD. As in Chapter 2, the operad structure on
UWD as well as its proof are both given in terms of the ○i-compositions because
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the finite presentation theorems are easier to phrase this way. One subtlety about
the operad UWD is that undirected wiring diagrams may have wasted cables (Def.
7.1.2), which are cables that are not soldered to any wires. As opposed to what
was stated in [Spi14] (Example 7.4.2.10), wasted cables cannot be excluded from
the definition of undirected wiring diagrams. In fact, wasted cables can actually be
created from operadic composition of undirected wiring diagrams without wasted
cables. We will make this point precise in Example 7.3.8.
Chapter 8 is the undirected analogue of Chapter 3. In this chapter, we describe
6 generating undirected wiring diagrams and 17 elementary relations among them. On
the one hand, one may regard this chapter as a long list of concrete examples of
undirected wiring diagrams and their operadic compositions. On the other hand,
in later chapters we will see that these finite collections of generating undirected
wiring diagrams and elementary relations are sufficient to describe the operad
UWD of undirected wiring diagrams.
Chapter 9 is the undirected analogue of Chapter 4. In this chapter, we show
that each undirectedwiring diagram can be decomposed in terms of the generating
undirected wiring diagrams in a highly structured way. Such a decomposition is
needed to establish the finite presentation theorem for the operad UWD.
Chapter 10 is the undirected analogue of Chapter 5. In this chapter, we establish
the finite presentation theorem for the operadUWD of undirectedwiring diagrams;
see Theorem 10.2.7. This result is phrased in terms of the generating undirected
wiring diagrams and an undirected version of an elementary equivalence.
Chapter 11 contains the finite presentation theorem for UWD-algebras. This
result is a consequence of the finite presentation theorem for the operad UWD.
It describes each UWD-algebra in terms of 6 generating structure maps and 17
generating axioms, almost all of which are trivial to check in practice. We will
illustrate this point with the relation algebra and the typed relational algebra from
[Spi13]. We will also provide a partial verification of Spivak’s conjecture regarding
the quotient-freeness of the relational algebra. This finishes Part 2 on undirected
wiring diagrams.
Part 3 begins with Chapter 12, in which we first construct the operad inclusions
WD0 // WD● // WD. Recall thatWD● is the operad of normal wiring diagrams–
i.e., thosewithout delay nodes–and thatWD0 is the operad of strict wiring diagrams–
i.e., those without delay nodes and whose supplier assignments are bijections.
Then we construct an operad map χ ∶ WD● // UWD, essentially by forgetting di-
rections, and its restriction χ0 ∶ WD0 // UWD. For each of the operad maps χ
and χ0, we compute precisely the image in UWD. In the terminology of Notation
9.1.1, the image of the operad map χ consists of precisely the undirected wiring
diagrams without wasted cables and (0,≥ 2)-cables. The image of the operad map
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χ0 consists of precisely the undirected wiring diagrams with only (1, 1)-cables and
(2, 0)-cables.
In Chapter 13 we extend the operad map χ ∶ WD● // UWD to an operad map
ρ ∶WD // UWD that is defined for all wiring diagrams. We prove that the operad
map ρ is surjective, so every undirectedwiring diagram is the image of somewiring
diagram. The operad map ρ is slightly subtle because wiring diagrams may have
delay nodes, while undirected wiring diagrams do not seem to have an exact ana-
logue of delay nodes. In fact, for this reason Rupel and Spivak [RS13] (Section 4.1)
expressed doubt about the possibility that there be an operad map WD // UWD.
We will see that delay nodes, far from being an obstruction, play a critical role in
the surjectivity of the operad map ρ.
Chapter 14 contains some problems about operads and (undirected) wiring di-
agrams arising from the earlier chapters. Chapter 15 contains some relevant ref-
erences on categories, operads, props, and their applications in the sciences. This
finishes Part 3.
1.5. References for the Main Results and Examples
The following table summaries the key references for the various operads of (undi-
rected) wiring diagrams and their finite presentation theorems.
Operad of
Finite
Presentation Generators Relations
WD
wiring diagrams
(Theorem 2.3.11 ) Theorem 5.2.11
8
(Def. 3.1.9)
28
(Def. 3.3.30)
WD●
normal wiring
diagrams (Prop. 5.3.5) Theorem 5.3.7
7
(Def. 5.3.6(1))
28
(Def. 5.3.6(4))
WD0
strict wiring
diagrams (Prop. 5.4.6) Theorem 5.4.8
4
(Def. 5.4.7(1))
8
(Def. 5.4.7(5))
UWD
undirected wiring
diagrams (Theorem 7.3.14) Theorem 10.2.7
6
(Def. 8.1.7)
17
(Def. 8.2.18)
The following table summarizes the key references for the finite presentation
theorems for algebras over the various operads of (undirected) wiring diagrams.
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Algebras
over
Finite
Presentation (Generators, Relations) Key Example
WD Theorem 6.2.2
(8, 28)
(Def. 6.2.1)
propagator algebra
(Theorem 6.3.16)
WD● Theorem 6.4.2
(7, 28)
(Def. 6.4.1)
discrete systems
(Theorem 6.5.12)
WD0 Theorem 6.6.2
(4, 8)
(Def. 6.6.1)
open dynamical systems
(Theorem 6.7.9)
UWD Theorem 11.1.2
(6, 17)
(Def. 11.1.1)
(typed) relational algebra
(Theorems 11.2.5 and 11.4.7)
The following table summarizes the key references for the operad maps be-
tween the various operads of (undirected) wiring diagrams.
Operad Map Reference Note/Image
WD0 // WD● // WD Prop. 12.1.7 inclusions
WD●
χ
// UWD Theorem 12.2.4
no (0, 0)- and (0,≥ 2)-cables
(Theorem 12.4.1)
WD0
χ0
// UWD Theorem 12.5.1 only (1, 1)- and (2, 0)-cables
WD
ρ
// UWD Theorem 13.1.4
surjective
(Theorem 13.3.3)
Part 1
Wiring Diagrams
The main purpose of this part is to describe the combinatorial structure of
(1) the operadWD of wiring diagrams,
(2) the operadWD● of normal wiring diagrams, and
(3) the operadWD0 of strict wiring diagrams.
A normal wiring diagram is a wiring diagram without delay nodes. A strict wiring
diagram is a normal wiring diagram whose supplier assignment is a bijection. For
each of these three operads, we prove a finite presentation theorem that describes
the operad in terms of a few operadic generators and a small number of generating
relations.
Operads and wiring diagrams are recalled in Chapter 2. Operadic generators
and generating relations for the operad WD of wiring diagrams are presented in
Chapter 3. Various decompositions of wiring diagrams are given in Chapter 4.
Using the results in Chapters 3 and 4, the finite presentation theorems for the op-
erads WD, WD●, and WD0 are proved in Chapter 5. In Chapter 6 we prove the
corresponding finite presentation theorems for WD-algebras, WD●-algebras, and
WD0-algebras and discuss the main examples of the propagator algebra, the alge-
bra of discrete systems, and the algebra of open dynamical systems. Each finite
presentation theorem for algebras describes the algebras in terms of finitely many
generating structure maps and relations among these maps.
Reading Guide: In this reading guide we describe what can be safely skipped
in Part 1 during the first reading. The purpose is to help the reader get to the main
results and examples quicker without getting bogged down by all the technical
details.
In Chapter 2, the reader who already knows about colored operads and cat-
egories may skip Section 2.1 and start reading about wiring diagrams from Def.
2.2.6. In Section 2.3 about the operad structure onWD, the reader may wish to skip
the proofs of the Lemmas and just study the pictures. Section 3.2 about internal
wasted wires may be skipped during the first reading.
In Chapter 4 the various decompositions of wiring diagrams are outlined in the
introduction. The reader may read that introduction, followed by Motivation 4.1.4
and 4.1.9 and Examples 4.2.3 and 4.3.2, which provide pictures that illustrate the
decompositions.
In Section 5.2, after the initial definitions and examples, the reader may wish to
skip the proofs of Lemmas 5.2.8, 5.2.9, and 5.2.10 and go straight to Theorem 5.2.11,
the finite presentation theorem for wiring diagrams.
The reader who already knows about operad algebras may skip Section 6.1.
Chapter 2
Wiring Diagrams
This purpose of this chapter is to recall the definitions of colored operads and
wiring diagrams. In Section 2.1 we recall two equivalent definitions of a colored
operad, one in terms of the structure map γ (2.1.3.2) and the other in terms of the
○i-compositions (2.1.10.1).
Wiring diagrams are defined in Section 2.2. The main difference between our
definition of a wiring diagram and the original one in [RS13] is that we allow the
wires to carry values in an arbitrary class S instead of just the class of pointed
sets. This added flexibility will be important in later chapters when we discuss
operad algebras. Indeed, in Section 6.3 when we discuss the propagator algebra,
we will take S to be the class of pointed sets. On the other hand, in Section 6.7
when we discuss the algebra of open dynamical systems, we will take S to be a set
of representatives of isomorphism classes of second-countable smooth manifolds.
In Section 2.3 we define the operad structure on wiring diagrams in terms of ○i-
compositions. Although we could also have defined this operad structure in terms
of γ as in [RS13], we chose to use ○i-compositions because the finite presentation
theorems in Chapter 5 can be phrased and proved more easily using the latter.
2.1. Colored Operads
For brief discussion about classes in the set-theoretic sense, the reader is referred to
[Hal74, Pin04]. In this monograph, the reader can safely take the word class to just
mean a collection of objects, such as sets, pointed sets, and real functions. First we
introduce some notations for the colors in a colored operad.
Definition 2.1.1. Suppose S is a class.
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(1) Denote by Prof(S) the class of finite ordered sequences of elements in S.
An element in Prof(S) is called an S-profile or just a profile if S is clear from
the context.
(2) A typical S-profile of length n is denoted by s = (s1, . . . , sn) with ∣s∣ denot-
ing its length.
(3) The empty S-profile is denoted by ∅.
(4) For n ≥ 0 denote by Prof≥n(S) ⊆ Prof(S) the sub-class of S-profiles of length
at least n.
Motivation 2.1.2. Before we define an operad, let us first motivate its definition
with a simple but important example. Suppose X is a set andMap(Xn,X) is the set
of functions from Xn = X ×⋯×X, with n ≥ 0 factors of X, to X. If f ∈ Map(Xn,X)
with n ≥ 1 and gi ∈ Map(Xmi ,X) for each 1 ≤ i ≤ n, then one can form the new
function
f ○ (g1, . . . , gn) ∈Map(Xm1+⋯+mn ,X)
by first applying the g′is simultaneously and then applying f . Moreover, we may
even allow the inputs and the output of each function to be from different sets, i.e.,
functions Xc1 ×⋯×Xcn // Xd. In this case, the above composition is defined if and
only if the outputs of the gi’s match with the inputs of f .
A function f ∈Map(Xc1 ×⋯×Xcn ,Xd)may be depicted as follows.
f
...
d
c1 cn
When n ≥ 1, the composition f ○ (g1, . . . , gn) corresponds to the 2-level tree:
f
...
g1
...
gn
...
d
c1 cn
b11 b
1
m1
bn1 b
n
mn
Here each gi ∈ Map(Xbi1 × ⋯ × Xbimi ,Xci), n ≥ 1, and each mi ≥ 0. Together with
permutations of the inputs, the above collection of functions satisfies some asso-
ciativity, unity, and equivariance conditions. An operad is an abstraction of this
example that allows one to encode operations with multiple, possibly zero, inputs
and one output and their compositions.
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With the above motivation in mind, next we define colored operads. See, for
example, [Yau16] for more in-depth discussion of colored operads. For each integer
n ≥ 0, the symmetric group on n letters is denoted by Σn.
Definition 2.1.3. Suppose S is a class. An S-colored operad (O,1,γ) consists of the
following data.
(1) For any d ∈ S and c ∈ Prof(S)with length n ≥ 0, O is equipped with a class
O(dc) = O( dc1,...,cn)
called the entry of O with input profile c and output color d. An element in
O(dc) is called an n-ary element in O.
(2) For (dc) ∈ Prof(S)×S as above and a permutation σ ∈ Σn,O is equippedwith
a bijection
O(dc) σ≅ // O( dcσ) (2.1.3.1)
called the right action or the symmetric group action, in which
cσ = (cσ(1), . . . , cσ(n))
is the right permutation of c by σ.
(3) For each c ∈ S, O is equipped with a specific element 1c ∈ O(cc), called the
c-colored unit.
(4) For (dc) ∈ Prof(S) × S as above with n ≥ 1, suppose b1, . . . , bn ∈ Prof(S) and
b = (b1, . . . , bn) ∈ Prof(S) is their concatenation. Then O is equipped with a
map
O(dc)×
n
∏
i=1
O(cibi)
γ
// O(db) (2.1.3.2)
called the operadic composition. For y ∈ O(dc) and xi ∈ O(cibi) for 1 ≤ i ≤ n, the
image of the operadic composition is written as
γ(y; x1, . . . , xn) ∈ O(db).
This data is required to satisfy the following associativity, unity, and equivariance
axioms.
Associativity Axiom: Suppose that:
● in (2.1.3.2)
bj = (bj1, . . . , bjk j) ∈ Prof(S)
has length kj ≥ 0 for each 1 ≤ j ≤ n such that at least one kj > 0;
● aji ∈ Prof(S) for each 1 ≤ j ≤ n and 1 ≤ i ≤ kj;
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● for each 1 ≤ j ≤ n,
aj =
⎧⎪⎪⎪⎨⎪⎪⎪⎩
(aj1, . . . , ajk j) if kj > 0,
∅ if kj = 0;
(2.1.3.3)
● a = (a1, . . . , an) is their concatenation.
Then the associativity diagram
O(dc)×
⎡⎢⎢⎢⎣
n
∏
j=1
O(
cj
bj
)
⎤⎥⎥⎥⎦
×
n
∏
j=1
⎡⎢⎢⎢⎢⎣
k j
∏
i=1
O(
b
j
i
a
j
i
)
⎤⎥⎥⎥⎥⎦
(γ,Id)
//
permute ≅

O(db)×
n
∏
j=1
⎡⎢⎢⎢⎢⎣
k j
∏
i=1
O(
b
j
i
a
j
i
)
⎤⎥⎥⎥⎥⎦
γ

O(dc)×
n
∏
j=1
⎡⎢⎢⎢⎢⎣
O(
cj
bj
)×
k j
∏
i=1
O(
b
j
i
a
j
i
)
⎤⎥⎥⎥⎥⎦
(Id,∏jγ)

O(dc)×
n
∏
j=1
O(cjaj)
γ
// O(da)
(2.1.3.4)
is commutative.
Unity Axioms: Suppose d ∈ S.
(1) If c = (c1, . . . , cn) ∈ Prof(S) has length n ≥ 1, then the right unity diagram
O(dc)× {∗}n
(Id,∏1cj)

≅
// O(dc)
=

O(dc)×
n
∏
j=1
O(cjcj)
γ
// O(dc)
(2.1.3.5)
is commutative. Here {∗} is the one-point set, and {∗}n is its n-fold
product.
(2) If b ∈ Prof(S), then the left unity diagram
{∗} ×O(db)
(1d ,Id)

≅
// O(db)
=

O(dd)×O(
d
b
)
γ
// O(db)
(2.1.3.6)
is commutative.
Equivariance Axioms: Suppose that in (2.1.3.2) ∣bj∣ = kj ≥ 0.
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(1) For each permutation σ ∈ Σn, the top equivariance diagram
O(dc)×
n
∏
j=1
O(
cj
b j
)
γ

(σ,σ−1)
// O( dcσ)×
n
∏
j=1
O(
cσ(j)
bσ(j)
)
γ

O( db1,...,bn)
σ⟨k1 ,...,kn⟩
// O( dbσ(1),...,bσ(n))
(2.1.3.7)
is commutative. Here σ⟨k1, . . . , kn⟩ ∈ Σk1+⋯+kn is the block permuta-
tion induced by σ that permutes the n consecutive blocks of lengths
k1, . . . , kn, leaving the relative order within each block unchanged.
(2) Given permutations τj ∈ Σk j for 1 ≤ j ≤ n, the bottom equivariance dia-
gram
O(dc)×
n
∏
j=1
O(cjb j)
γ

(Id,∏τj)
// O(dc)×
n
∏
j=1
O( cjbjτj)
γ

O( db1,...,bn)
τ1⊕⋯⊕τn
// O( db1τ1,...,bnτn)
(2.1.3.8)
is commutative. Here the block sum τ1⊕⋯⊕τn ∈ Σk1+⋯+kn is the image
of (τ1, . . . ,τn) under the inclusion Σk1 ×⋯×Σkn // Σk1+⋯+kn .
A colored operad is a C-colored operad for some class C. We will also call a colored
operad simply as an operad.
Remark 2.1.4. A 1-colored operad [Kel05, MSS02, May72, May97], with S = {∗}, is
usually called an operad or a symmetric operad. The underline notation for c ∈ Prof(S)
and the vertical notation for (dc) ∈ Prof(S) × S originated in [JY09]. See [Yau16]
(section 9.6) for more discussion of these notations. In a 1-colored operad O, the
entry of O whose input profile has length n is denoted O(n).
Example 2.1.5 (Endomorphism Operads). (1) Each setX yields a 1-colored op-
erad End(X), called the endomorphism operad, whose nth entry is the set
Map(Xn,X) of functions with the operad structure in Motivation 2.1.2.
(2) More generally, for a non-empty class C, suppose X = {Xc}c∈C is a C-
indexed class of sets. Then there is a C-colored endomorphism operad
whose (dc)-entry is the set of functions Map(Xc1 ×⋯×Xcn ,Xd) with the op-
erad structure in Motivation 2.1.2.
Example 2.1.6 (Monoids as Operads). Recall that a monoid is a triple (A,µ, 1) con-
sisting of a set A, a binary operation µ ∶ A × A // A, and an element 1 ∈ A such
that the following two conditions are satisfied.
Associativity: µ(µ(a, b), c) = µ(a,µ(b, c)) for all a, b, c ∈ A.
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Unity: µ(1, a) = a = µ(a, 1).
A monoid is uniquely determined by the operad O with O(1) = A, O(n) = ∅ for all
n /= 1, µ as the only non-trivial operadic composition, and 1 ∈ A as the unit.
Example 2.1.7 (Associative and Commutative Operads). (1) There is a 1-colored
operad As, called the associative operad, whose nth entry is the symmetric
group Σn for each n ≥ 0 with group multiplication as the symmetric group
action and the identity e ∈ Σ1 as the unit. Given permutations σ ∈ Σn with
n ≥ 1 and τi ∈ Σki for each 1 ≤ i ≤ n, the operadic composition is given by
γ(σ;τ1, . . . ,τn) = σ⟨k1, . . . , kn⟩ ○ (τ1 ⊕⋯⊕ τn) ∈ Σk1+⋯+kn .
Here σ⟨k1, . . . , kn⟩ ∈ Σk1+⋯+kn is the block permutation in (2.1.3.7), and τ1 ⊕
⋯⊕ τn ∈ Σk1+⋯+kn is the block sum in (2.1.3.8). The algebras of the operad
As, in the sense of Def. 6.1.2, are precisely monoids.
(2) There is a 1-colored operad Com, called the commutative operad, whose nth
entry is a single point ∗ for each n ≥ 0. Its operad structure maps are
all trivial maps, and its algebras, in the sense of Def. 6.1.2, are precisely
commutative monoids, i.e., monoids whose multiplication maps are com-
mutative.
Example 2.1.8 (Operad of Graph Operations). We now discuss an operad from
non-commutative probability theory [Mal16]. By a finite directed graph, or just a
graph, we mean a pair of finite sets (V,E) with V non-empty such that an element
in E is an ordered pair (u, v) ∈ V2, where each such ordered pair may appear in E
more than once. Elements in V and E are called vertices and edges, respectively,
and an edge e = (u, v) is said to have initial vertex u and terminal vertex v, denoted
e ∶ u // v. An edge of the form (v, v) is called a loop at v. An edge of the form
(u, v) or (v,u) is said to connect u and v. We say that a graph (V,E) is connected if
for each pair of distinct vertices u and v, there exist edges ei for 1 ≤ i ≤ n for some
n ≥ 1 such that each ei connects vi−1 and vi with v0 = u and vn = v.
A graph operation is a connected graph (V,E) equipped with
(1) an ordering σ of the set E of edges and
(2) two possibly equal vertices in and out, called the input and the output.
An isomorphism of graph operations is a pair of bijections (V,E) // (V′,E′) on
vertices and edges that preserves the initial and the terminal vertices of each edge,
the ordering on edges, and the input and the output. We only consider graph
operations up to isomorphisms. That is, if there is an isomorphism
(V,E,σ, in,out) // (V′,E′,σ′, in′,out′)
of graph operations, then we consider them to be the same. For each n ≥ 0, denote
by GrOpn the set of graph operations with n edges. So GrOp0 contains only the
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graph with one vertex, which is both the input and the output, and no edges. Here
is a graph operation with two vertices and four edges, two of which are loops:
in out1
2
3
4
There is an operad structure on graph operations given by edge substitution as
follows. Suppose G ∈ GrOpn with n ≥ 1 and Gi ∈ GrOpmi for 1 ≤ i ≤ n. Then the
operadic composition
G(G1, . . . ,Gn) ∈ GrOpm1+⋯+mn
is obtained from G by replacing the ith edge ei in G by Gi and by identifying the
initial (resp., terminal) vertex of ei with the input (resp., output) of Gi. The edge
ordering of the operadic composition is induced by those of G and of the Gi’s.
The input and the output are inherited from G. The symmetric group action on
GrOpn is given by permutation of the edge ordering. The operadic unit is the graph
operation in // out with two vertices and one edge from the input to the output.
For example, supposeG, H, and K are the following graph operations in GrOp2:
in out in out in out
1
2
1
2
1
2
Then the operadic composition G(H,K) is the graph operation with four edges
above. The algebras of the operad GrOp are closely related to traffic spaces and
non-commutative probability, as we will discuss in Example 6.1.8 below.
Due to the presence of the colored units, a colored operad can also be defined
in terms of a binary product, called the ○i-composition, which leads to axioms that
are sometimes easier to check in practice and that we will use in most of the rest of
this monograph. In the one-colored linear setting, this alternative formulation of
an operad was first made explicit in [Mar96].
Motivation 2.1.9. Using functions as inMotivation 2.1.2, the operadic ○i-compositions
can be visualized as follows. Suppose
f ∈Map(Xc1 ×⋯×Xcn ,Xd) and g ∈Map(Xb1 ×⋯×Xbk ,Xci)
are functions for some 1 ≤ i ≤ n, pictorially depicted as follows.
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f
...
g
...
d
c1 cn
ci
b1 bk
Then their ○i-composition
f ○i g = f ○ (Idi−1, g, Idn−i)
is the picture
f
g
...
ci
... ...
d
c1 cn
b1 bk
in which the output of g is used as the ith input of f . The operadic ○i-composition
is an abstraction of this f ○i g of functions.
With the above motivation in mind, we now recall this alternative formulation
of an operad. The elementary relations in Section 3.3 are almost all stated in terms
of the ○i-compositions in the following definition.
Definition 2.1.10. Suppose S is a class. An S-colored operad (O,1, ○) consists of the
following data.
(1) It has the same data as in (1)–(3) in Def. 2.1.3.
(2) For each d ∈ S, c = (c1, . . . , cn) ∈ Prof(S) with length n ≥ 1, b ∈ Prof(S), and
1 ≤ i ≤ n, it is equipped with a map
O(dc)×O(cib)
○i
// O( dc○ib) (2.1.10.1)
called the ○i-composition, where
c ○i b = (c1, . . . , ci−1´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i=1
, b, ci+1, . . . , cn´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i=n
). (2.1.10.2)
This data is required to satisfy the following associativity, unity, and equivariance
axioms. Suppose d ∈ S, c = (c1, . . . , cn) ∈ Prof(S), b ∈ Prof(S) with length ∣b∣ = m,
and a ∈ Prof(S) with length ∣a∣ = l.
Associativity Axioms: There are two associativity axioms.
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(1) Suppose n ≥ 2 and 1 ≤ i < j ≤ n. Then the horizontal associativity diagram
O(dc)×O(cia)×O(cjb)
permute ≅

(○i ,Id)
// O( dc○ia)×O(cjb)
○j−1+l

O(dc)×O(cjb)×O(cia)
(○j,Id)

O( dc○jb)×O(cia)
○i
// O( d(c○jb)○ia) = O( d(c○ia)○j−1+lb)
(2.1.10.3)
is commutative.
(2) Suppose n,m ≥ 1, 1 ≤ i ≤ n, and 1 ≤ j ≤ m. Then the vertical associativity
diagram
O(dc)×O(cib)×O(bja)
(○i ,Id)

(Id,○j)
// O(dc)×O( cib○ja)
○i

O( dc○ib)×O(bja)
○i−1+j
// O( d(c○ib)○i−1+ja) = O( dc○i(b○ja))
(2.1.10.4)
is commutative.
Unity Axioms: There are two unity axioms.
(1) The left unity diagram
{∗}×O(dc)
≅
''◆
◆◆
◆◆
◆◆
◆◆
◆◆
◆
(1d,Id)
// O(dd)×O(dc)
○1

O(dc)
(2.1.10.5)
is commutative.
(2) If n ≥ 1 and 1 ≤ i ≤ n, then the right unity diagram
O(dc)× {∗}
≅
''◆
◆◆◆
◆◆◆
◆◆◆
◆◆◆
(Id,1ci)
// O(dc)×O(cici)
○i

O(dc)
(2.1.10.6)
is commutative.
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Equivariance Axiom: Suppose ∣c∣ = n ≥ 1, 1 ≤ i ≤ n, σ ∈ Σn, and τ ∈ Σm. Then
the equivariance diagram
O(dc)×O(cσ(i)b )
(σ,τ)

○σ(i)
// O( dc○σ(i)b)
σ○iτ

O( dcσ)×O(cσ(i)bτ )
○i
// O( d(cσ)○i(bτ)) = O( d(c○σ(i)b)(σ○iτ))
(2.1.10.7)
is commutative, where
σ ○i τ = σ⟨1i−1,m, 1n−i⟩´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
block permutation
(idi−1⊕τ ⊕ idn−i)
´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
block sum
∈ Σn+m−1.
On the right side, the block sum permutes the interval [i, i +m − 1] via τ.
The block permutation induced by σ regards the interval [i, i +m − 1] as a
single block, within which the relative order is unchanged.
Each ○i-composition is also called an operadic composition or just a composition.
Remark 2.1.11. Without the symmetric group action (2.1.3.1) and the equivariance
axiom (2.1.10.7), a non-symmetric colored operad as in Def. 2.1.10 is exactly a mul-
ticategory as defined by Lambek [Lam69] (p.103-105). In [Lam69]:
(1) The elements in an entry O(dc) of a colored operad O are called multimaps.
(2) The ○i-composition (2.1.10.1) is called a substitution or a cut.
(3) The horizontal associativity axiom (2.1.10.3) is called the commutative law.
(4) The vertical associativity axiom (2.1.10.4) is called the associative law.
The reader is cautioned that there are several typographical errors in [Lam69] (p.104-
105) in the definition of a multicategory.
Due to the presence of the colored units, the two definitions of a colored operad
are in fact equivalent.
Proposition 2.1.12. Definitions 2.1.3 and 2.1.10 of an S-colored operad are equivalent.
Proof. In the 1-colored case, a proof can be found in [Mar08] (Prop. 13). For the
general colored case, the proof is similar and can be found in, e.g., [Yau16] (sec-
tion 16.4). The correspondence goes as follows. Given the operadic composition
γ (2.1.3.2), y ∈ O(dc) with ∣c∣ = n ≥ 1, and x ∈ O(cib) with 1 ≤ i ≤ n, one defines the
○i-composition as
y ○i x = γ(y;1c1 , . . . ,1ci−1´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i = 1
, x,1ci+1 , . . . ,1cn´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i = n
).
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Conversely, given the ○i-compositions (2.1.10.1), y ∈ O(dc) with ∣c∣ = n ≥ 1, and xi ∈
O(cibi) for 1 ≤ i ≤ n with ki = ∣bi∣, one defines the operadic composition γ as
γ(y; x1, . . . , xn) = (((y ○1 x1) ○k1+1 x2)⋯) ○k1+⋯+kn−1+1 xn. (2.1.12.1)
On the right side, every pair of parentheses starts on the left. 
2.2. Defining Wiring Diagrams
The operad of wiring diagramsWD has BoxS as its class of colors. So before we de-
fine wiring diagrams, we first define BoxS. We begin by recalling the basic defini-
tion of a category. The reader may consult [Awo10, Lei14, Mac98] for more in-depth
discussion of category theory. In this monograph, we do not need anything fancy
from category theory. All that the reader needs to know is that a category consists
of a collection of objects, such as sets or finite sets, and maps between them that
can be composed and that satisfy some natural unity and associativity axioms with
respect to compositions.
Motivation 2.2.1. Tomotivate the definition of a category, consider the collection of
groups and group homomorphisms. Given group homomorphisms f ∶ G1 // G2
and g ∶ G2 // G3, there is a composition g ○ f ∶ G1 // G3. The identity map of each
group serves as the identity for composition. Furthermore, composition of group
homomorphisms is associative, in the sense that given a group homomorphism
h ∶ G3 // G4, there is an equality
(h ○ g) ○ f = h ○ (g ○ f )
of group homomorphisms. One can think of a category as an abstraction of the
collection of groups, group homomorphisms, their composition, and the unity and
the associativity axioms governing composition.
Definition 2.2.2. A category C consists of the following data.
Objects: It is equipped with a collection Ob(C) of objects. For an object a inC, we will write either a ∈ Ob(C) or simply a ∈ C.
Morphisms: For any objects a, b ∈ Ob(C), it is equipped with a collectionC(a, b) of morphisms with domain a and codomain b. A morphism f inC(a, b) is usually denoted by f ∶ a // b and is also called a map from a to
b.
Composition: For any objects a, b, c ∈ Ob(C) and morphisms f ∶ a // b and
g ∶ b // c, it is equipped with a morphism g ○ f ∶ a // c, called the compo-
sition of f and g.
Identities: Each object a ∈ Ob(C) is equipped with a morphism 1a ∶ a // a,
called the identity morphism of a.
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The above data is required to satisfy the following axioms.
Unity: For any objects a, b, c ∈ Ob(C) and morphisms g ∶ a // b and h ∶
c // a, there are equalities of morphisms
g ○ 1a = g ∈ C(a, b) and 1a ○ h = h ∈ C(c, a).
Associativity: For any objects a, b, c, d ∈ Ob(C) and morphisms f ∶ a // b,
g ∶ b // c, and h ∶ c // d, there is an equality of morphisms
(h ○ g) ○ f = h ○ (g ○ f )
in C(a, d).
Example 2.2.3. Here are some basic examples of categories. In each case, the iden-
tity morphisms and the composition are the obvious ones.
(1) There is an empty category with no objects and no morphisms.
(2) There is a category ∗ with only one object ∗ and only the identity mor-
phism of ∗.
(3) There is a category Set whose objects are sets and whose morphisms are
functions between sets.
(4) There is a category Finwhose objects are finite sets and whose morphisms
are functions between finite sets. Given any disjoint finite sets X1, . . . ,Xn,
their coproduct ∐ni=1 Xi is the finite set given by their disjoint union. If the
Xi’s are not disjoint, we can still define their coproduct, but we must first
replace each Xi (or just the ones with i ≥ 2) by an X
′
i equipped with a
bijection to Xi such that the resulting X
′
1, . . . ,X
′
n are disjoint. Then the co-
product ∐ni=1 Xi is defined as the disjoint union of the X
′
i for 1 ≤ i ≤ n, and
it is well-defined up to isomorphism. If n = 0 then the coproduct is defined
as the empty set ∅.
In what follows, if the identity morphisms and the composition are obvious, then
we will omit mentioning them.
Example 2.2.4. A monoid (A,µ, 1) (Example 2.1.6) is a category with one object,
whose only morphism set is A. Composition and identity are those of A, i.e., the
multiplication µ and the unit element 1. Therefore, one can think of a category as a
monoid with multiple objects.
Example 2.2.5. Suppose O is an S-colored operad (Def. 2.1.3). Then O determines
a category C whose objects are the elements in S. For c, d ∈ S the morphism object
C(c, d) is O(dc), and the identity morphism of c is the c-colored unit of O. Compo-
sition in C is the restriction of the operadic composition in O. Therefore, one can
think of a colored operad as a generalization of a category in which the domain of
each morphism is a finite sequence of objects.
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For wiring diagrams, we will usually consider finite sets in which each element
is allowed to carry a value of some kind. The precise notion is given in the follow-
ing definition.
Definition 2.2.6. Suppose S is a non-empty class, and Fin is the category of finite
sets and functions between them.
(1) Denote by FinS the category in which:
● an object is a pair (X, v) with X ∈ Fin and v ∶ X // S a function;
● a map (X, vX) // (Y, vY) is a function X // Y such that the diagram
X //
vX
!!❈
❈❈
❈❈
❈❈
❈❈
Y
vY

S
(2.2.6.1)
is commutative.
(2) An object (X, v) ∈ FinS is called an S-finite set.
(3) For (X, v) ∈ FinS, we call v the value assignment for X. For each x ∈ X,
v(x) ∈ S is called the value of x.
(4) If (Xi, vi) ∈ FinS for 1 ≤ i ≤ n, then their coproduct X = ∐ni=1Xi ∈ FinS has
value assignment∐ni=1 vi.
(5) The empty S-finite set is denoted by ∅.
Definition 2.2.7. Suppose S is a non-empty class.
(1) An S-box is a pair X = (Xin,Xout) ∈ FinS ×FinS. If S is clear from the context,
then we will drop S and call X a box.
● An element of Xin is called an input of X.
● An element of Xout is called an output of X.
● We write v = vX ∶ Xin ∐Xout // S for the value assignment for X.
(2) The class of S-boxes is denoted by BoxS.
(3) The empty S-box, denoted by ∅, is the S-box with ∅in = ∅out the empty set.
Convention 2.2.8. From now on, whenever FinS or BoxS is used, we always assume
that the class S is non-empty.
Remark 2.2.9. In [Spi15] (Def. 3.1) an S-box is called a signed finite set. It is a slight
generalization of what appears in [RS13, VSL15]. In [RS13] S is the class of pointed
sets, where an S-box is called a black box. In [VSL15] S is a set of representatives of
isomorphism classes of second-countable smooth manifolds and smooth maps, or
more generally the class of objects in a category with finite products.
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Convention 2.2.10. For the purpose of visualization, an S-box X will be drawn as
follows.
X
Xin Xout
or X
(2.2.10.1)
On the left, the inputs of X are depicted as arrows going into the box, and the
outputs of X are depicted as arrows leaving the box. Alternatively, if we do not
need to specify the sizes of Xin and Xout, then we depict them using a generic
arrow⇒, as in the picture on the right. The value of each x ∈ Xin ∐Xout is either not
depicted in the picture for simplicity, or it is written near the corresponding arrow.
Definition 2.2.11. Suppose X1, . . . ,Xn are S-boxes for some n ≥ 0. Define the S-box
X =∐ni=1 Xi, called the coproduct, as follows.
(1) If n = 0, then X = ∅, the empty S-box.
(2) If n ≥ 1, then:
Xin =
n
∐
i=1
Xini , X
out
=
n
∐
i=1
Xouti , and vX =
n
∐
i=1
vXi .
Motivation 2.2.12. Before we define wiring diagrams, let us first provide a moti-
vating example. A typical wiring diagram looks like this:
ϕ
x1
x2
x3
x1
x2
d
y1
y2
y1
y2
y3
There is an output boxY (the outermost box in the picture), a finite number of input
boxes X (which the above picture only has one), and a finite number of delay nodes
(which the above picture again only has one). To make sense of such a picture, first
of all, for each output yi ofYwe need to specify where the arrow is coming from. In
the example above, y1 comes from x1, and both y2 and y3 come from the delay node
d. We will say that each yi is a demand wire, and y1 (resp., y2 and y3) is supplied
by the supply wire x1 (resp., d).
Similarly, for each input xi of X and the delay node d, we again need to specify
where the arrow is coming from. So d is also a demand wire, and by tracing the
arrow ending at d backward, we see that it is supplied by the supply wire y1. Start-
ing at the input x1 (resp., x2 and x3) and tracing the arrow backward, we see that it
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is supplied by x1 (resp., y1 and d). We will come back to this example precisely in
Example 2.2.18.1 below.
The above exercise tells us that the outputs of Y, the inputs of X, and the delay
nodes are demandwires, in the sense that each of their elements demands a supply
wire. The supply wires consist of the inputs of Y, the outputs of X, and the delay
nodes. Each supply wire may supply multiple demand wires or none at all. For
instance, in the above example, the supply wire x1 supplies both the demandwires
x1 and y
1. On the other hand, the supply wires y2 and x
2 do not supply to any
demand wires at all. We will call them wasted wires.
To avoid pathological situations, one requirement of a wiring diagram is that
a demand wire in the outputs of Y should not be supplied by a supply wire in the
inputs of Y. In other words, we exclude pictures like this
a bad wire
y y′
⋯
in which the demand wire y′ is directly supplied by the supply wire y. So we insist
that an output of Y be supplied by either an output of an input box X or a delay
node d. We will call this the non-instantaneity requirement.
Wiring diagrams will be defined as equivalence classes of prewiring diagrams,
as defined below.
Definition 2.2.13. Suppose S is a class. An S-prewiring diagram is a tuple
ϕ = (X,Y,DN, v, s) (2.2.13.1)
consisting of the following data.
(1) Y = (Yin,Yout) ∈ BoxS, called the output box of ϕ.
● An element in Yin is called a global input for ϕ.
● An element in Yout is called a global output for ϕ.
(2) X = (X1, . . . ,Xn) is a BoxS-profile for some n ≥ 0; i.e., each Xi ∈ BoxS.
● We call Xi the ith input box of ϕ.
● Denote by X =∐ni=1Xi ∈ BoxS the coproduct.
(3) (DN, v) ∈ FinS is an S-finite set. An element of DN is called a delay node.
Define:
● Dm = Yout ∐Xin ∐DN ∈ FinS. An element of Dm is called a demand wire
in ϕ.
● Sp = Yin ∐Xout ∐DN ∈ FinS. An element of Sp is called a supply wire in
ϕ.
Furthermore:
28 2. Wiring Diagrams
● When DN is regarded as a subset of Dm, an element in Xin ∐DN is
called an internal input for ϕ.
● When DN is regarded as a subset of Sp, an element in Xout ∐DN is
called an internal output for ϕ.
(4) With a slight abuse of notation, we write
Dm∐
DN
Sp = Yin ∐Yout ∐Xin ∐Xout ∐DN v // S
for the coproduct of the value assignments for X, Y, and DN.
(5) s ∶ Dm // Sp ∈ FinS is a map, called the supplier assignment for ϕ, such that
y ∈ Yout ⊆ Dm implies s(y) ∈ Sp∖Yin = Xout ∐DN. (2.2.13.2)
● The condition (2.2.13.2) is called the non-instantaneity requirement.
● For w ∈ Dm, we call s(w) ∈ Sp the supplier or the supply wire of w. So
non-instantaneity says that the supply wire of a global output cannot
be a global input.
● A supply wire w ∈ Yin that does not belong to the image of the sup-
plier assignment s is called an external wasted wire. The set of external
wasted wires in ϕ is denoted by ϕw
−
.
● A supply wire w ∈ Xout ∐DN that does not belong to the image of
the supplier assignment s is called an internal wasted wire. The set of
internal wasted wires in ϕ is denoted by ϕw
+
.
If S is clear from the context, then we will drop S and call ϕ a prewiring diagram. If
we need to emphasize ϕ, then we will use subscripts such as Dmϕ, Spϕ, and sϕ.
Remark 2.2.14. In the constructions that follow, the compatibility of the value as-
signments with the various supplier assignments are usually immediate because,
in each prewiring diagram, the supplier assignment s ∶ Dm // Sp is a map in FinS.
Therefore, we will omit checking such compatibility.
Definition 2.2.15. Suppose S is a class, ϕ = (X,Y,DN, v, s) is an S-prewiring di-
agram as in (2.2.13.1), and ϕ′ = (X,Y,DN′, v′, s′) is another S-prewiring diagram
with the same input boxes X and output box Y.
(1) An equivalence f ∶ ϕ // ϕ′ is an isomorphism f0 ∶ (DN, v) // (DN′, v′) ∈
FinS such that the diagram
Yout ∐Xin ∐DN = Dmϕ
sϕ

Id∐ Id∐ f0
// Dmϕ′ = Y
out ∐Xin ∐DN′
sϕ′

Yin ∐Xout ∐DN = Spϕ
Id∐ Id∐ f0
// Spϕ′ = Y
in ∐Xout ∐DN′
in FinS is commutative.
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(2) We say that ϕ and ϕ′ are equivalent if there exists an equivalence ϕ // ϕ′.
(3) An S-wiring diagram is an equivalence class of S-prewiring diagrams. If S
is clear from the context, we will drop S and just say wiring diagram.
(4) The class of S-wiring diagrams with input boxes X = (X1, . . . ,Xn) and
output box Y is denoted by
WD(YX) or WD( YX1,...,Xn). (2.2.15.1)
The class of all S-wiring diagrams is denoted by WD. If we want to em-
phasize S, then we will writeWDS.
Convention 2.2.16. To simplify the presentation, we usually suppress the differ-
ence between a prewiring diagram and a wiring diagram. In any given wiring di-
agram, DN is a finite set in which each element d is equipped with a value v(d) ∈ S.
We will suppress the difference between each delay node d and its value v(d). In
other words, each wiring diagram has a unique representative in which:
● each delay node is an element in S;
● v ∶ DN // S sends each delay node to itself.
Unless otherwise specified, in the rest of this book, we will always use this repre-
sentative of a wiring diagram. For a wiring diagram ϕ ∈WD(YX), we will sometimes
draw it as
Yin Yout
ϕ or ϕ
without drawing the input boxes X, the delay nodes, and the supplier assignment.
Remark 2.2.17. Def. 2.2.15 of an S-wiring diagram is a slight generalization of
the one given in [RS13], where S was taken to be the class of pointed sets. Note
that when S is a proper class (e.g., the class of pointed sets), the collection WD(YX)
(2.2.15.1) is also a proper class, not a set. This is the reason why in Def. 2.1.3 we
allow O(dc) to be a class, in contrast to what was stated in [RS13] (Def. 2.1.2B).
Example 2.2.18. Suppose S is a non-empty class and:
● Xin = {x1, x1, x3}, Xout = {x1, x2}, Yin = {y1, y2}, Yout = {y1, y2, y3}, and
DN = {d};
● v(x2) = v(x3) = v(y1) = v(y2) = v(y3) = v(d) ∈ S;
● v(x1) = v(x1) = v(y1) ∈ S, and v(x2) and v(y2) in S are arbitrary;
● s(x1) = s(y1) = x1, s(x2) = s(d) = y1, and s(x3) = s(y2) = s(y3) = d.
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Then the above data defines a wiring diagram ϕ ∈WD(YX)with one input box X and
output box Y, which can be depicted as follows:
ϕ
x1
x2
x3
x1
x2
d
y1
y2
y1
y2
y3
(2.2.18.1)
The output box Y is drawn as the outermost box. The single input box X is the
smaller box. The delay node d is drawn as a circle, which will be our convention
from now on. The supply wires y2 ∈ Y
in and x2 ∈ Xout are not in the image of the
supplier assignment s ∶ Dm // Sp, so y2 (resp., x2) is an external (resp., internal)
wasted wire.
2.3. Operad Structure
Throughout this section, S denotes a class. In this section, using Def. 2.1.10 of a
colored operad, we define the colored operad structure on the collection WD of
S-wiring diagrams (Def. 2.2.15).
The equivariant structure is given by permuting the labels of the input boxes.
Definition 2.3.1 (Equivariance in WD). Suppose Y ∈ BoxS, X is a BoxS-profile of
length n, and σ ∈ Σn is a permutation. Define the function
WD( YX1,...,Xn) =WD(YX) σ≅ // WD( YXσ) =WD( YXσ(1),...,Xσ(n)) (2.3.1.1)
by sending ϕ = (DN, v, s) ∈ WD(YX) to ϕ = (DN, v, s) ∈ WD( YXσ), using the fact that
∐ni=1 Xi =∐
n
i=1 Xσ(i) ∈ BoxS.
Next we define the colored units. For a box Y, the Y-colored unit can be de-
picted as follows.
YYin Yout
1Y
Definition 2.3.2 (Units in WD). For each Y ∈ BoxS, the Y-colored unit is defined as
the wiring diagram
1Y = (DN = ∅, s = Id) ∈WD(YY) (2.3.2.1)
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with:
● no delay nodes and trivial v ∶ DN // S;
● supplier assignment
Dm = Yout ∐Yin Id // Yin ∐Yout = Sp
the identity function.
Motivation 2.3.3. Before we define the ○i composition (2.1.10.1) in WD, let us first
describe the intuition behind the definition. Pictorially, the ○i composition ϕ ○i ψ
in WD replaces the ith input box Xi in ϕ with the wiring diagram ψ, using X
in
i and
Xouti for the necessary wire connections. Here is a picture to keep in mind for ϕ ○i ψ.
○i
ψ
W1
Wr
Xini X
out
i
⋯
Yin Yout
ϕ
X1
Xi
Xn
⋯
ϕ ○i ψ
Yin Yout
⋯
X1
Xn
W1
Wr
⋯
(2.3.3.1)
For simplicity we did not draw any delay nodes. In the actual definition below, we
will take the coproduct of the sets of delay nodes in ϕ and ψ.
Definition 2.3.4 (○i-Composition inWD). Suppose:
● ϕ = (DNϕ, vϕ, sϕ) ∈WD(YX) with X = (X1, . . . ,Xn), n ≥ 1, and 1 ≤ i ≤ n;
● ψ = (DNψ, vψ, sψ) ∈WD(XiW) with ∣W ∣ = r ≥ 0.
Define the wiring diagram
ϕ ○i ψ ∈WD( YX○iW)
as follows, where the BoxS-profile
X ○iW = (X1, . . . ,Xi−1,W,Xi+1, . . . ,Xn)
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is as in (2.1.10.2).
(1) DNϕ○iψ = DNϕ ∐DNψ ∈ FinS, so vϕ○iψ = vϕ ∐ vψ.
(2) The supplier assignment for ϕ ○i ψ,
Dmϕ○iψ = Y
out ∐∐
j/=iX
in
j ∐
r
∐
k=1
W ink ∐DNϕ ∐DNψ
sϕ○iψ

Spϕ○iψ = Y
in ∐∐
j/=iX
out
j ∐
r
∐
k=1
Woutk ∐DNϕ ∐DNψ
(2.3.4.1)
in which the coproduct∐j/=i is indexed by all j ∈ {1, . . . , i − 1, i + 1, . . . ,n}, is
defined as follows. Suppose z ∈ Dmϕ○iψ.
(a) If z ∈ Yout ∐∐j/=iXinj ∐DNϕ ⊆ Dmϕ, then
sϕ○iψ(z) =
⎧⎪⎪⎨⎪⎪⎩
sϕ(z) if sϕ(z) /∈ Xouti ;
sψsϕ(z) if sϕ(z) ∈ Xouti . (2.3.4.2)
(b) If z ∈∐rk=1W
in
k ∐DNψ ⊆ Dmψ, then
sϕ○iψ(z) =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
sψ(z) if sψ(z) /∈ Xini ;
sϕsψ(z) if sψ(z) ∈ Xini and sϕsψ(z) /∈ Xouti ;
sψsϕsψ(z) if sψ(z) ∈ Xini and sϕsψ(z) ∈ Xouti .
(2.3.4.3)
This finishes the definition of ϕ ○i ψ.
Lemma 2.3.5. Def. 2.3.4 indeed defines a wiring diagram ϕ ○i ψ in WD( YX○iW).
Proof. We need to check that the supplier assignment for ϕ ○i ψ satisfies the non-
instantaneity requirement (2.2.13.2). So suppose y ∈ Yout. We must show that
sϕ○iψ(y) /∈ Yin. By (2.3.4.2) we have
sϕ○iψ(y) =
⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
sϕ(y) ∈∐
j/=iX
out
j ∐DNϕ if sϕ(y) /∈ Xouti ;
sψsϕ(y) ∈ r∐
k=1
Woutk ∐DNψ if sϕ(y) ∈ Xouti .
Herewe have used the non-instantaneity requirement for both ϕ and ψ. So in either
case we have that sϕ○iψ(y) /∈ Yin. 
Many examples of the ○i-composition in WD will be given in Chapter 3. We
now prove that, equipped with the structure above,WD is a colored operad.
Lemma 2.3.6. The ○i-composition in Def. 2.3.4 satisfies the left unity axiom (2.1.10.5),
the right unity axiom (2.1.10.6), and the equivariance axiom (2.1.10.7).
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Proof. This follows from a direct inspection of the definitions of the equivariant
structure (2.3.1.1) and the colored units inWD (2.3.2.1). 
Nextwe show thatWD satisfies the associativity axioms (2.1.10.3) and (2.1.10.4).
The reader may wish to skip the proofs of the following two Lemmas and simply
look at the pictures during the first reading.
Motivation 2.3.7. For the horizontal associativity axiom (2.1.10.3), one should keep
in mind the following picture for the iterated operadic composition (ϕ ○j ζ) ○i ψ.
Yini Y
out
iψ
Yinj Y
out
j
ζ
Zin Zout
ϕ
⋯
Yi Yj
Yk
Zin Zout
(ϕ ○j ζ) ○i ψ
⋯
ψ ζ
Yk
(2.3.7.1)
Note that on the right side, ψ and ζ are depicted as gray boxes because their output
boxes–namely Yi and Yj–are no longer input boxes in (ϕ ○j ζ) ○i ψ. Furthermore, for
simplicity the delay nodes are not drawn.
Lemma 2.3.8. The ○i-composition in Def. 2.3.4 satisfies the horizontal associativity axiom
(2.1.10.3).
Proof. Suppose:
● ϕ ∈WD(ZY) with ∣Y∣ = n ≥ 2 and 1 ≤ i < j ≤ n;
● ψ ∈WD(YiW)with ∣W ∣ = l;
● ζ ∈WD(YjX) with ∣X∣ = m.
We must show that
(ϕ ○j ζ) ○i ψ = (ϕ ○i ψ) ○j−1+l ζ ∈WD( Z(Y○jX)○iW). (2.3.8.1)
By Lemma 2.3.5 we already know that both sides are well-definedwiring diagrams
in the indicated entry of WD. Moreover, both sides have DNϕ ∐DNψ ∐DNζ ∈ FinS
as the set of delay nodes. So it remains to show that their supplier assignments are
equal.
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Note that both sides in (2.3.8.1) have demand wires
Dm = Zout ∐ ∐
p/=i,j
Yinp ∐
l
∐
q=1
W inq ∐
m
∐
r=1
Xinr ∐DNϕ ∐DNψ ∐DNζ
in which the coproduct∐p/=i,j is indexed by all 1 ≤ p ≤ n such that p /= i, j. Similarly,
both sides in (2.3.8.1) have supply wires
Sp = Zin ∐ ∐
p/=i,j
Youtp ∐
l
∐
q=1
Woutq ∐
m
∐
r=1
Xoutr ∐DNϕ ∐DNψ ∐DNζ .
Using the definitions (2.3.4.2) and (2.3.4.3), it follows from direct inspection that
both sides in (2.3.8.1) have the following supplier assignment s ∶ Dm // Sp.
(1) If v ∈ Zout ∐∐p/=i,jYinp ∐DNϕ ⊆ Dmϕ, then
s(v) =
⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
sϕ(v) if sϕ(v) /∈ Youti ∐Youtj ;
sψsϕ(v) if sϕ(v) ∈ Youti ;
sζsϕ(v) if sϕ(v) ∈ Youtj .
(2) If v ∈∐lq=1W
in
q ∐DNψ ⊆ Dmψ, then
s(v) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎩
sψ(v) if sψ(v) /∈ Yini ;
sϕsψ(v) if sψ(v) ∈ Yini and sϕsψ(v) /∈ Youti ∐Youtj ;
sψsϕsψ(v) if sψ(v) ∈ Yini and sϕsψ(v) ∈ Youti ;
sζsϕsψ(v) if sψ(v) ∈ Yini and sϕsψ(v) ∈ Youtj .
(3) Finally, if v ∈∐mr=1X
in
r ∐DNζ ⊆ Dmζ , then
s(v) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎩
sζ(v) if sζ(v) /∈ Yinj ;
sϕsζ(v) if sζ(v) ∈ Yinj and sϕsζ(v) /∈ Youti ∐Youtj ;
sψsϕsζ(v) if sζ(v) ∈ Yinj and sϕsζ(v) ∈ Youti ;
sζsϕsζ(v) if sζ(v) ∈ Yinj and sϕsζ(v) ∈ Youtj .
This finishes the proof of the desired equality (2.3.8.1). 
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Motivation 2.3.9. For the vertical associativity axiom, one should keep the follow-
ing picture of ϕ ○i (ψ ○j ζ) in mind.
○j
○i
Xinj X
out
j
ζ
Yini Y
out
i
ψ
⋯
Xj Xk
Zin Zout
ϕ
⋯
Yi Yl
ϕ ○i (ψ ○j ζ)
Zin Zout
⋯
⋯
⋯
ζ
Xk
Yl
(2.3.9.1)
Once again on the right side, ζ is depicted as a gray box because its output box Xj is
no longer an input box in ϕ ○i (ψ ○j ζ). Furthermore, for simplicity the delay nodes
are not drawn.
Lemma 2.3.10. The ○i-composition in Def. 2.3.4 satisfies the vertical associativity axiom
(2.1.10.4).
Proof. Suppose:
● ϕ ∈WD(ZY) with ∣Y∣ = n ≥ 1 and 1 ≤ i ≤ n;
● ψ ∈WD(YiX) with ∣X∣ = m ≥ 1 and 1 ≤ j ≤ m;
● ζ ∈WD(XjW) with ∣W∣ = l.
We must show that
(ϕ ○i ψ) ○i−1+j ζ = ϕ ○i (ψ ○j ζ) ∈WD( Z(Y○iX)○i−1+jW). (2.3.10.1)
By Lemma 2.3.5 we already know that both sides are well-definedwiring diagrams
in the indicated entry of WD. Moreover, both sides have DNϕ ∐DNψ ∐DNζ ∈ FinS
as the set of delay nodes. So it remains to show that their supplier assignments are
equal.
Note that both sides in (2.3.10.1) have demand wires
Dm = Zout ∐∐
p/=i
Yinp ∐∐
q/=j
Xinq ∐
l
∐
r=1
W inr ∐DNϕ ∐DNψ ∐DNζ
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in which ∐p/=i is indexed by all 1 ≤ p ≤ n such that p /= i, and ∐q/=j is indexed by all
1 ≤ q ≤ m such that q /= j. Similarly, both sides in (2.3.10.1) have supply wires
Sp = Zin ∐∐
p/=i
Youtp ∐∐
q/=j
Xoutq ∐
l
∐
r=1
Woutr ∐DNϕ ∐DNψ ∐DNζ .
Using the definitions (2.3.4.2) and (2.3.4.3), it follows from direct inspection that
both sides in (2.3.10.1) have the following supplier assignment s ∶ Dm // Sp.
(1) If v ∈ Zout ∐∐p/=iYinp ∐DNϕ ⊆ Dmϕ, then
s(v) =
⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
sϕ(v) if sϕ(v) /∈ Youti ;
sψsϕ(v) if sϕ(v) ∈ Youti and sψsϕ(v) /∈ Xoutj ;
sζsψsϕ(v) if sϕ(v) ∈ Youti and sψsϕ(v) ∈ Xoutj .
(2) If v ∈∐q/=j Xinq ∐DNψ ⊆ Dmψ, then
s(v) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
sψ(v) if sψ(v) /∈ Xoutj ∐Yini ;
sζsψ(v) if sψ(v) ∈ Xoutj ;
sϕsψ(v) if sψ(v) ∈ Yini and sϕsψ(v) /∈ Youti ;
sψsϕsψ(v) if sψ(v) ∈ Yini , sϕsψ(v) ∈ Youti , and sψsϕsψ(v) /∈ Xoutj ;
sζsψsϕsψ(v) if sψ(v) ∈ Yini , sϕsψ(v) ∈ Youti , and sψsϕsψ(v) ∈ Xoutj .
(3) If v ∈∐lr=1W
in
r ∐DNζ ⊆ Dmζ , then
s(v) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
sζ(v) if sζ(v) /∈ Xinj ;
sψsζ(v) if sζ(v) ∈ Xinj and sψsζ(v) /∈ Xoutj ∐Yini ;
sζ sψsζ(v) if sζ(v) ∈ Xinj and sψsζ(v) ∈ Xoutj ;
sϕsψsζ(v) if sζ(v) ∈ Xinj , sψsζ(v) ∈ Yini , and sϕsψsζ(v) /∈ Youti ;
sψsϕsψsζ(v) if sζ(v) ∈ Xinj , sψsζ(v) ∈ Yini , sϕsψsζ(v) ∈ Youti , and sψsϕsψsζ(v) /∈ Xoutj ;
sζ sψsϕsψsζ(v) if sζ(v) ∈ Xinj , sψsζ(v) ∈ Yini , sϕsψsζ(v) ∈ Youti , and sψsϕsψsζ(v) ∈ Xoutj .
This finishes the proof of the desired equality (2.3.10.1). 
Theorem 2.3.11. For any class S, when equipped with the structure in Def. 2.3.1–2.3.4,
WD in Def. 2.2.15 is a BoxS-colored operad, called the operad of wiring diagrams.
Proof. In view of Def. 2.1.10, this follows from Lemmas 2.3.6, 2.3.8, and 2.3.10. 
Remark 2.3.12. When S is the class of pointed sets, Theorem 2.3.11 is proved in
[RS13] (section 2). The proof in [RS13] is somewhat different than ours because it
uses Def. 2.1.3 of a colored operad instead of Def. 2.1.10.
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2.4. Summary of Chapter 2
(1) An S-colored operad consists of a class O( dc1,...,cn) for each d, c1, . . . , cn ∈ S and
n ≥ 0 together with symmetric group actions, an operadic composition,
and colored units that satisfy the associativity, unity, and equivariance ax-
ioms.
(2) Every operad is determined by the ○i-compositions.
(3) An S-wiring diagram has a finite number of input boxes, an output box,
an S-finite set of delay nodes, and a supplier assignment that satisfies the
non-instantaneity requirement.
(4) For each class S, the collection of S-wiring diagramsWD is a BoxS-colored
operad.

Chapter 3
Generators and Relations
Fix a class S. The purpose of this chapter is to describe a finite number of wiring
diagrams that we will later show to be sufficient to describe the entire operadWD
of wiring diagrams (Theorems 5.2.11) as well as its variants WD● (Theorem 5.3.7)
andWD0 (Theorem 5.4.8). One may also regard this chapter as consisting of a long
list of examples of wiring diagrams.
In Section 3.1 we describe eight wiring diagrams, called the generating wiring
diagrams. In Theorem 5.1.11 we will show that they generate the operad WD of
wiring diagrams. This means that every wiring diagram can be obtained from
finitely many generating wiring diagrams via iterated operadic compositions. For
now one may think of the generating wiring diagrams as examples of wiring dia-
grams.
In Section 3.2 we explain why a wiring diagram with an internal wasted wire
is not among the generating wiring diagrams. More concretely, we will observe
in Prop. 3.2.3 that an internal wasted wire can be generated using two generating
wiring diagrams.
In Section 3.3 we describe 28 elementary relations among the generating wiring
diagrams. In Theorem 5.2.11 we will show that these elementary relations together
with the operad associativity and unity axioms–(2.1.10.3), (2.1.10.4), (2.1.10.5), and
(2.1.10.6)–for the generating wiring diagrams generate all the relations in the op-
eradWD of wiring diagrams. In other words, suppose an arbitrary wiring diagram
can be built in two ways using the generating wiring diagrams. Then there exists a
finite sequence of steps connecting them in which each step is given by one of the
28 elementary relations or an operad associativity/unity axiom for the generating
wiring diagrams. For now one may think of the elementary relations as examples
of the operadic composition in the operadWD.
39
40 3. Generators and Relations
3.1. Generating Wiring Diagrams
Recall the definition of a wiring diagram (Def. 2.2.15). In this section, we introduce
8 wiring diagrams, called the generating wiring diagrams. They will be used in
later chapters to give a finite presentation for the operadWD of wiring diagrams.
Definition 3.1.1. Define the empty wiring diagram ǫ ∈WD(∅) with:
(1) no input boxes;
(2) the empty box ∅ (Def. 2.2.7) as the output box;
(3) no delay nodes (i.e., DN = ∅);
(4) supplier assignment s ∶ Dm = ∅ // ∅ = Sp the trivial function.
The next wiring diagram has a delay node as depicted in the following picture,
where we use the convention that delay nodes are drawn as circles as in (2.2.18.1).
δd
d
Definition 3.1.2. Suppose d ∈ S. Denote also by d ∈ BoxS the box with one input
and one output, both also denoted by d and have values d ∈ S. Define the 1-delay
node δd ∈WD(d) as the wiring diagram with:
(1) no input boxes;
(2) the output box d = ({d},{d}), in which both d’s have values d ∈ S;
(3) DN = {d}, in which d has value d ∈ S;
(4) supplier assignment
Dm = Yout ∐DN = {d} ∐ {d} s // {d}∐ {d} = Yin ∐DN = Sp
the identity function that takes d ∈ Yout to d ∈ DN and d ∈ DN to d ∈ Yin.
Next we define the wiring diagram:
τX,Y
X
Y
Definition 3.1.3. Suppose X,Y ∈ BoxS together with isomorphisms f
in ∶ Xin ≅ Yin
and f out ∶ Yout ≅ Xout in FinS. Define the wiring diagram τf ∈WD(YX) with:
(1) one input box X and output box Y;
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(2) no delay nodes;
(3) supplier assignment
Dm = Yout ∐Xin
s= f out∐ f in
// Yin ∐Xout = Sp
the coproduct of the given isomorphisms.
We will often suppress the given isomorphisms and simply write τX,Y or even τ,
which will be called a name change.
Next we define the wiring diagram:
X
Y
θX,Y
Definition 3.1.4. Suppose X,Y ∈ BoxS. Define the wiring diagram θX,Y ∈ WD(X∐YX,Y )
with:
(1) two input boxes (X,Y) and output box X ∐Y;
(2) no delay nodes;
(3) supplier assignment
Dm = [Xout ∐Yout]∐ [Xin ∐Yin] s // [Xin ∐Yin]∐ [Xout ∐Yout] = Sp
the identity map.
We will call θX,Y a 2-cell.
Next we define the wiring diagram:
X
x− x+(X ∖ x)in (X ∖ x)out
λX,x
Definition 3.1.5. Suppose:
● X ∈ BoxS, and (x+, x−) ∈ Xout ×Xin such that v(x+) = v(x−) ∈ S.
● X ∖ x ∈ BoxS is obtained from X by removing x±, so (X ∖ x)in = Xin ∖ {x−}
and (X ∖ x)out = Xout ∖ {x+}.
Define the wiring diagram λX,x ∈WD(X∖xX ) with:
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(1) one input box X and output box X ∖ x;
(2) no delay nodes;
(3) supplier assignment
Dm =
(X∖x)outucurlyleftudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlymidudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlyright[Xout ∖ {x+}]∐
Xinucurlyleftudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlymidudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlyright[Xin ∖ {x−}]∐ {x−}
s

Sp = [Xin ∖ {x−}]´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶(X∖x)in
∐ [Xout ∖ {x+}]∐ {x+}´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
Xout
given by s(x−) = x+ and the identity function everywhere else.
We will call the wiring diagram λX,x a 1-loop.
Next we define the wiring diagram:
X
x1
x2Yin
x12
Yout
σX,x1,x2
Definition 3.1.6. Suppose:
● X ∈ BoxS, and x1, x2 ∈ Xin are distinct elements such that v(x1) = v(x2) ∈ S.
● Y = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2, so
Yin = Xin/(x1 = x2) and Yout = Xout. The identified element of x1 and x2 in
Yin will be denoted by x12.
Define the wiring diagram σX,x1,x2 ∈WD(YX) with:
(1) one input box X and output box Y;
(2) no delay nodes;
(3) supplier assignment
Dm = Yout ∐Xin = Xout ∐Xin
s

∋ x1, x2❴

Sp = Yin ∐Xout = X
in
(x1 = x2) ∐Xout ∋ x12
that sends both x1, x2 ∈ X
in to x12 ∈ Y
in and is the identity function every-
where else.
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We will call the wiring diagram σX,x1 ,x2 an in-split.
Next we define the wiring diagram:
X
y12
Yin Yout
y1
y2
σY,y1 ,y2
Definition 3.1.7. Suppose:
● Y ∈ BoxS, and y1, y2 ∈ Yout are distinct elements such that v(y1) = v(y2) ∈ S.
● X = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2, so
Xin = Yin and Xout = Yout/(y1 = y2). The identified element of y1 and y2 in
Xout will be denoted by y12.
Define the wiring diagram σY,y1,y2 ∈WD(YX)with:
(1) one input box X and output box Y;
(2) no delay nodes;
(3) supplier assignment
Dm = Yout ∐Xin = Yout ∐Yin
s

∋ y1, y2
❴

Sp = Yin ∐Xout = Yin ∐ Y
out
(y1 = y2) ∋ y12
that sends both y1, y2 ∈ Y
out to y12 ∈ X
out and is the identity function every-
where else.
We will call the wiring diagram σY,y1,y2 an out-split.
Next we define the following wiring diagram with an external wasted wire:
XYin
y
Yout
ωY,y
Definition 3.1.8. Suppose:
● Y ∈ BoxS, and y ∈ Yin.
● X ∈ BoxS is obtained from Y by removing y, so Xin = Yin ∖ {y} and Xout =
Yout.
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Define the wiring diagram ωY,y ∈WD(YX)with:
(1) one input box X and output box Y;
(2) no delay nodes;
(3) supplier assignment
Dm = Yout ∐Xin = Yout ∐ [Yin ∖ {y}]
s

Sp = Yin ∐Xout = Yin ∐Yout
the inclusion.
We will call the wiring diagram ωY,y a 1-wasted wire.
Definition 3.1.9. The eight wiring diagrams in Def. 3.1.1–3.1.8 will be referred to
as generating wiring diagrams.
Remark 3.1.10. Among the generating wiring diagrams:
(1) A 1-delay node δd (Def. 3.1.2) is the only wiring diagram that has a delay
node.
(2) A 1-wasted wire ωY,y (Def. 3.1.8) is the only wiring diagram that has an
external wasted wire, namely y ∈ Yin.
(3) None has an internal wasted wire (Def. 2.2.13). As we will see in Prop.
3.2.3 below, an internal wasted wire can be generated using a 1-loop and a
1-wasted wire, hence is not needed as a generator.
(4) The empty wiring diagram ǫ (Def. 3.1.1) and a 1-delay node δd are 0-ary
elements inWD.
(5) A name change τ (Def. 3.1.3), a 1-loop λX,x (Def. 3.1.5), an in-split σX,x1,x2
(Def. 3.1.6), an out-split σY,y1,y2 (Def. 3.1.7), and a 1-wasted wire ωY,y are
unary elements inWD.
(6) A 2-cell θX,Y (Def. 3.1.4) is a binary element inWD.
3.2. Internal Wasted Wires
Recall from Def. 2.2.13 that an internal wasted wire is an internal output, hence a
supply wire, that does not belong to the image of the supplier assignment. The
purpose of this section is to explain why the wiring diagram
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XXin = Yin
x
Yout = Xout ∖ {x}
ωX,x
that has an internal wasted wire x is not needed as a generating wiring diagram.
First we define this wiring diagram.
Definition 3.2.1. Suppose:
● X ∈ BoxS, and x ∈ Xout.
● Y = X ∖ {x} ∈ BoxS is obtained from X by removing x.
Define the wiring diagram ωX,x ∈WD(YX) with:
(1) one input box X and output box Y;
(2) no delay nodes;
(3) supplier assignment
Dm = Yout ∐Xin = [Xout ∖ {x}] ∐Xin
s

Sp = Yin ∐Xout = Xin ∐Xout
the inclusion.
We will call the wiring diagram ωX,x a 1-internal wasted wire.
Motivation 3.2.2. The following observation says that a 1-internal wasted wire can
be obtained as the substitution of a 1-wasted wire into a 1-loop, both of which are
generating wiring diagrams. This is expressed in the following picture
XXin = Yin Y
out = Xout ∖ {x}
xw
in which the intermediate gray box will be calledW below.
Proposition 3.2.3. Suppose:
● ωX,x ∈WD(YX) is a 1-internal wasted wire (Def. 3.2.1).
● W = X ∐ {w} ∈ BoxS such that w ∈W in satisfies v(w) = v(x) ∈ S.
● λW,{w,x} ∈ WD(YW) is the 1-loop (Def. 3.1.5) in which x ∈ Xout = Wout is the
supply wire of w ∈W in.
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● ωW,w ∈WD(WX) is a 1-wasted wire (Def. 3.1.8).
Then
(λW,{w,x}) ○1 (ωW,w) = ωX,x ∈WD(YX). (3.2.3.1)
Proof. By definition both sides of (3.2.3.1) belong to WD(YX) and have no delay
nodes. It remains to check that their supplier assignments are equal. By the defi-
nitions of ○1 (Def. 2.3.4), 1-loop, and 1-wasted wire, the supplier assignment of the
left side (λW,{w,x}) ○1 (ωX,x), namely
Dm = Yout ∐Xin = [Xout ∖ {x}] ∐Xin
s

Sp = Yin ∐Xout = Xin ∐Xout
is the inclusion. By Def. 3.2.1 this is also the supplier assignment of the 1-internal
wasted wire ωX,x. 
As a consequence of (3.2.3.1), the 1-internal wasted wire ωX,x is not needed as a
generating wiring diagram.
3.3. Elementary Relations
The purpose of this section is to introduce 28 elementary relations among the gen-
erating wiring diagrams (Def. 3.1.9). Each elementary relation is proved by a sim-
ple inspection of the relevant definitions of the generating wiring diagrams and
operadic compositions, similar to the proofs of Lemma 2.3.8, Lemma 2.3.10, and
Prop. 3.2.3 above. Therefore, we will prove only the first one and omit the proofs
for the rest, providing a picture instead in most cases. We will frequently use the
○i-composition (2.1.10.1) in describing these elementary relations.
Notation 3.3.1. Suppose O is an S-colored operad (Def. 2.1.10), and T is a set.
(1) If ϕ ∈ O(dc) where the input profile (c) has length 1 and if φ ∈ O(cb), then we
write
ϕ ○ φ = ϕ ○1 φ. (3.3.1.1)
(2) Suppose ϕ1, . . . , ϕk ∈ O such that each of ϕ1, . . . , ϕk−1 belongs to an entry of
O whose input profile has length 1. Then we write
ϕ1 ○⋯ ○ ϕk = (⋯(ϕ1 ○1 ϕ2) ○1⋯) ○1 ϕk (3.3.1.2)
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whenever the right side is defined, in which each pair of parentheses starts
on the left. For example, we have
ϕ1 ○ ϕ2 ○ ϕ3 = (ϕ1 ○1 ϕ2) ○1 ϕ3,
ϕ1 ○ ϕ2 ○ ϕ3 ○ ϕ4 = ((ϕ1 ○1 ϕ2) ○1 ϕ3) ○1 ϕ4.
(3) Write ∣T∣ for the cardinality of T.
The first six relations are about the name change wiring diagrams (Def. 3.1.3).
The first relation says that two consecutive name changes can be composed into
one name change.
Proposition 3.3.2. Suppose:
● τY,Z ∈WD(ZY) and τX,Y ∈WD(YX) are name changes.
● τX,Z ∈ WD(ZX) is the name change given by composing the isomorphisms that
define τY,Z and τX,Y.
Then (τY,Z) ○ (τX,Y) = τX,Z ∈WD(ZX). (3.3.2.1)
Proof. We are given isomorphisms f in ∶ Xin ≅ Yin and f out ∶ Yout ≅ Xout for τX,Y and
isomorphisms gin ∶ Yin ≅ Zin and gout ∶ Zout ≅ Yout for τY,Z. The name change τX,Z
given by composing these isomorphisms is defined by the isomorphisms
gin ○ f in ∶ Xin ≅ Zin and f out ○ gout ∶ Zout ≅ Xout.
On the other hand, by Def. 2.3.4 the composition τY,Z ○ τX,Y has no delay nodes,
since neither τX,Y nor τY,Z has a delay node. Its supplier assignment is the function
Dm = Zout∐Xin
s
// Zin∐Xout = Sp
given by
s(z) = sτX,Y sτY,Z(z) = f outgout(z) for z ∈ Zout;
s(x) = sτY,ZsτX,Y(x) = gin f in(x) for x ∈ Xin.
This is the same supplier assignment as that of the name change τX,Z above. 
The next relation says that name changes inside a 2-cell (Def. 3.1.4) can be
rewritten as a name change outside of a 2-cell.
Proposition 3.3.3. Suppose:
● τX,X′ ∈WD(X′X ) and τY,Y′ ∈WD(Y′Y ) are name changes.
● τX∐Y,X′∐Y′ ∈WD(X′∐Y′X∐Y ) is the name change induced by τX,X′ and τY,Y′ .
● θX′ ,Y′ ∈WD(X′∐Y′X′,Y′ ) and θX,Y ∈WD(X∐YX,Y ) are 2-cells.
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Then (θX′ ,Y′ ○1 τX,X′) ○2 τY,Y′ = (τX∐Y,X′∐Y′) ○ (θX,Y) ∈WD(X′∐Y′X,Y ). (3.3.3.1)
The next relation says that a name change inside a 1-loop (Def. 3.1.5) can be
rewritten as a name change of a 1-loop.
Proposition 3.3.4. Suppose:
● X ∈ BoxS, (x+, x−) ∈ Xout ×Xin such that v(x+) = v(x−) ∈ S.
● X ∖ x ∈ BoxS is obtained from X by removing x±.
● λX,x ∈WD(X∖xX ) is the corresponding 1-loop.
● τX,Y ∈ WD(YX) is a name change such that (y+, y−) ∈ Yout ×Yin corresponds to(x+, x−).
● λY,y ∈WD(Y∖yY ) is the corresponding 1-loop.
● τX∖x,Y∖y ∈WD(Y∖yX∖x) is the name change induced by τX,Y.
Then (λY,y) ○ (τX,Y) = (τX∖x,Y∖y) ○ (λX,x) ∈WD(Y∖yX ). (3.3.4.1)
The next relation says that a name change inside an in-split (Def. 3.1.6) can be
rewritten as a name change of an in-split.
Proposition 3.3.5. Suppose:
● X ∈ BoxS, and x1, x2 ∈ Xin are distinct elements such that v(x1) = v(x2) ∈ S.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
● σX,x1 ,x2 ∈WD(X′X ) is the corresponding in-split.
● τX,Y ∈WD(YX) is a name change with y1, y2 ∈ Yin corresponding to x1, x2 ∈ Xin.
● Y′ = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2.
● σY,y1,y2 ∈WD(Y
′
Y
) is the corresponding in-split.
● τX′ ,Y′ ∈WD(Y′X′) is the name change induced by τX,Y.
Then (σY,y1,y2) ○ (τX,Y) = (τX′,Y′) ○ (σX,x1 ,x2) ∈WD(Y′X). (3.3.5.1)
The next relation is the out-split (Def. 3.1.7) analogue of (3.3.5.1).
Proposition 3.3.6. Suppose:
● Y ∈ BoxS, and y1, y2 ∈ Yout are distinct elements such that v(y1) = v(y2) ∈ S.
● Y′ = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2.
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● σY,y1 ,y2 ∈WD(YY′) is an out-split.
● τX,Y ∈WD(YX) is a name change with x1, x2 ∈ Xout corresponding to y1, y2 ∈ Yout.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
● σX,x1 ,x2 ∈WD(XX′) is the corresponding out-split.
● τX′ ,Y′ ∈WD(Y′X′) is the name change induced by τX,Y.
Then
(σY,y1 ,y2) ○ (τX′,Y′) = (τX,Y) ○ (σX,x1,x2) ∈WD( YX′). (3.3.6.1)
The next relation says that a name change inside a 1-wasted wire (Def. 3.1.8)
can be rewritten as a name change of a 1-wasted wire.
Proposition 3.3.7. Suppose:
● Y ∈ BoxS, y ∈ Yin, and Y′ = Y ∖ {y} ∈ BoxS is obtained from Y by removing y.
● ωY,y ∈WD(YY′) is the corresponding 1-wasted wire.
● τX,Y ∈WD(YX) is a name change with x ∈ Xin corresponding to y ∈ Yin.
● X′ ∈ BoxS is obtained from X by removing x.
● ωX,x ∈WD(XX′) is the corresponding 1-wasted wire.
● τX′ ,Y′ ∈WD(Y′X′) is the name change induced by τX,Y.
Then
(ωY,y) ○ (τX′,Y′) = (τX,Y) ○ (ωX,x) ∈WD( YX′). (3.3.7.1)
The next seven relations are about 2-cells (Def. 3.1.4). The following relation
says that substituting the empty wiring diagram (Def. 3.1.1) into a 2-cell yields a
colored unit (2.3.2.1).
Proposition 3.3.8. Suppose:
● X ∈ BoxS with X-colored unit 1X ∈WD(XX).
● ǫ ∈WD(∅) is the empty wiring diagram.
● θX,∅ ∈WD( XX,∅) is the 2-cell with input boxes (X,∅) and output box X.
Then
θX,∅ ○2 ǫ = 1X ∈WD(XX). (3.3.8.1)
The next relation is the associativity property of 2-cells. It says that, in the
picture below, the wiring diagram in the middle can be constructed using two 2-
cells, either as the operadic composition on the left or the one on the right.
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X
Y
Z
=
X
Y
Z
=
X
Y
Z
Proposition 3.3.9. Suppose:
● θX∐Y,Z ∈WD(X∐Y∐ZX∐Y,Z ) and θX,Y ∈WD(X∐YX,Y ) are 2-cells.
● θX,Y∐Z ∈WD(X∐Y∐ZX,Y∐Z ) and θY,Z ∈WD(Y∐ZY,Z ) are 2-cells.
Then
(θX∐Y,Z) ○1 (θX,Y) = (θX,Y∐Z) ○2 (θY,Z) ∈WD(X∐Y∐ZX,Y,Z ). (3.3.9.1)
The next relation is the commutativity property of 2-cells and uses the equi-
variant structure in WD (2.3.1.1).
Proposition 3.3.10. Suppose:
● θX,Y ∈WD(X∐YX,Y ) is a 2-cell.
● (1 2) ∈ Σ2 is the non-trivial permutation.
Then
θX,Y(1 2) = θY,X ∈WD(Y∐XY,X ). (3.3.10.1)
The next relation says that substituting a 1-loop inside a 2-cell can be rewritten
as substituting a 2-cell inside a 1-loop. It gives two different ways to construct the
wiring diagram in themiddle in the picture below using a 1-loop and a 2-cell, either
as the operadic composition on the left or the one on the right.
x− x+
X
Xin ∖ {x−} Xout ∖ {x+}
Y
=
X
Y
X
Y
=
Proposition 3.3.11. Suppose:
● X ∈ BoxS, and (x+, x−) ∈ Xout ×Xin such that v(x+) = v(x−) ∈ S.
● X ∖ x ∈ BoxS is obtained from X by removing x±.
● θX∖x,Y ∈WD((X∐Y)∖{x}X∖x,Y ) and θX,Y ∈WD(X∐YX,Y ) are 2-cells.
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● λX,x ∈WD(X∖xX ) and λX∐Y,x ∈WD((X∐Y)∖{x}X∐Y ) are the corresponding 1-loops.
Then
(θX∖x,Y) ○1 (λX,x) = (λX∐Y,x) ○ (θX,Y) ∈WD((X∐Y)∖{x}X,Y ). (3.3.11.1)
All the relations in the rest of this section can be illustratedwith pictures similar
to the two previous pictures, each one showing how a wiring diagram can be built
in two different ways using operadic compositions. So we will mostly just draw
the picture of the wiring diagram being built without the accompanying pictures
of the operadic compositions.
The next relation says that substituting an in-split inside a 2-cell can be rewrit-
ten as substituting a 2-cell inside an in-split. It gives two different ways to construct
the following wiring diagram using an in-split and a 2-cell:
x1
x2 XX
in
(x1 = x2)
Y
Proposition 3.3.12. Suppose:
● X ∈ BoxS, and x1, x2 ∈ Xin are distinct elements such that v(x1) = v(x2) ∈ S.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
● θX′ ,Y ∈WD(X′∐YX′,Y ) and θX,Y ∈WD(X∐YX,Y ) are 2-cells.
● σX,x1 ,x2 ∈WD(X′X ) and σX∐Y,x1,x2 ∈WD(X′∐YX∐Y ) are in-splits.
Then
(θX′ ,Y) ○1 (σX,x1 ,x2) = (σX∐Y,x1 ,x2) ○ (θX,Y) ∈WD(X′∐YX,Y ). (3.3.12.1)
The next relation says that substituting an out-split inside a 2-cell can be rewrit-
ten as substituting a 2-cell inside an out-split. It gives two different ways to con-
struct the following wiring diagram using an out-split and a 2-cell:
x12
X′
x1
x2
Y
Xout
Proposition 3.3.13. Suppose:
● X ∈ BoxS, and x1, x2 ∈ Xout are distinct elements such that v(x1) = v(x2) ∈ S.
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● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
● θX,Y ∈WD(X∐YX,Y ) and θX′ ,Y ∈WD(X′∐YX′,Y ) are 2-cells.
● σX,x1 ,x2 ∈WD(XX′) and σX∐Y,x1,x2 ∈WD(X∐YX′∐Y) are out-splits.
Then (θX,Y) ○1 (σX,x1 ,x2) = (σX∐Y,x1 ,x2) ○ (θX′,Y) ∈WD(X∐YX′,Y). (3.3.13.1)
The next relation says that substituting a 1-wasted wire inside a 2-cell can be
rewritten as substituting a 2-cell inside a 1-wasted wire. It gives two different ways
to construct the following wiring diagram using a 1-wasted wire and a 2-cell:
X′
x0
Y
Xin
Proposition 3.3.14. Suppose:
● X ∈ BoxS, x0 ∈ Xin, and X′ = X ∖ {x0} ∈ BoxS is obtained from X by removing
x0.
● θX,Y ∈WD(X∐YX,Y ) and θX′ ,Y ∈WD(X′∐YX′,Y ) are 2-cells.
● ωX,x0 ∈WD(XX′) and ωX∐Y,x0 ∈WD(X∐YX′∐Y) are 1-wasted wires.
Then (θX,Y) ○1 (ωX,x0) = (ωX∐Y,x0) ○ (θX′,Y) ∈WD(X∐YX′,Y). (3.3.14.1)
The following six relations are about 1-loops. The next relation is the commu-
tativity property of 1-loops. It gives two different ways to construct the following
wiring diagram, which we will call a double-loop, using two 1-loops:
X
x1
−
x1
+
x2
−
x2
+
Xin ∖ {x1
−
, x2
−
} Xout ∖ {x1
+
, x2
+
}
Proposition 3.3.15. Suppose:
● X ∈ BoxS, x1− /= x2− ∈ Xin, and x1+ /= x2+ ∈ Xout such that v(x1+) = v(x1−) ∈ S and
v(x2
+
) = v(x2
−
) ∈ S.
● X ∖ x1, X ∖ x2, and X ∖ x ∈ BoxS are obtained from X by removing x1±, x2±, and{x1
±
, x2
±
}, respectively.
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● λX∖x1 ,x2 ∈WD( X∖xX∖x1) and λX,x1 ∈WD(X∖x1X ) are 1-loops.
● λX∖x2 ,x1 ∈WD( X∖xX∖x2) and λX,x2 ∈WD(X∖x2X ) are 1-loops.
Then
(λX∖x1,x2) ○ (λX,x1) = (λX∖x2,x1) ○ (λX,x2) ∈WD(X∖xX ). (3.3.15.1)
The next relation is the commutativity property between 1-loops and in-splits.
It gives two different ways to construct the following wiring diagram using one
1-loop and one in-split:
x− x+
x1
x2
X
Xin∖{x−}(x1 = x2)
Xout ∖ {x+}
Proposition 3.3.16. Suppose:
● X ∈ BoxS, x−, x1, x2 ∈ Xin are distinct, and x+ ∈ Xout such that v(x+) = v(x−) ∈ S
and v(x1) = v(x2) ∈ S.
● X ∖ x ∈ BoxS is obtained from X by removing x±.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
● X′ ∖ x ∈ BoxS is obtained from X′ by removing x±.
● λX′ ,x ∈WD(X′∖xX′ ) and λX,x ∈WD(X∖xX ) are 1-loops.
● σX,x1 ,x2 ∈WD(X′X ) and σX∖x,x1,x2 ∈WD(X′∖xX∖x ) are in-splits.
Then
(λX′ ,x) ○ (σX,x1,x2) = (σX∖x,x1,x2) ○ (λX,x) ∈WD(X′∖xX ). (3.3.16.1)
The next relation is the commutativity property between 1-loops and out-splits.
It gives two different ways to construct the following wiring diagram using one 1-
loop and one out-split:
x− x+
x12
X′
Xin ∖ {x−} Xout ∖ {x+}x1x2
Proposition 3.3.17. Suppose:
● X ∈ BoxS, and (x+, x−) ∈ Xout ×Xin such that v(x+) = v(x−) ∈ S.
● x1 /= x2 ∈ Xout ∖ {x+} such that v(x1) = v(x2) ∈ S.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2.
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● X ∖ x ∈ BoxS is obtained from X by removing x±.
● X′ ∖ x ∈ BoxS is obtained from X′ by removing x±.
● λX′ ,x ∈WD(X′∖xX′ ) and λX,x ∈WD(X∖xX ) are 1-loops.
● σX∖x,x1 ,x2 ∈WD(X∖xX′∖x) and σX,x1,x2 ∈WD(XX′) are out-splits.
Then
(σX∖x,x1 ,x2) ○ (λX′,x) = (λX,x) ○ (σX,x1,x2) ∈WD(X∖xX′ ). (3.3.17.1)
The next relation is the commutativity property between 1-loops and 1-wasted
wires. It gives two different ways to construct the following wiring diagram using
one 1-loop and one 1-wasted wire:
x− x+
X′
Xin ∖ {x−} Xout ∖ {x+}
x0
Proposition 3.3.18. Suppose:
● X ∈ BoxS, (x+, x−) ∈ Xout ×Xin such that v(x+) = v(x−) ∈ S, and x0 ∈ Xin ∖{x−}.
● X′ = X ∖ {x0} ∈ BoxS is obtained from X by removing x0.
● X′ ∖ x ∈ BoxS is obtained from X′ by removing x±.
● X ∖ x ∈ BoxS is obtained from X by removing x±.
● λX′ ,x ∈WD(X′∖xX′ ) and λX,x ∈WD(X∖xX ) are 1-loops.
● ωX∖x,x0 ∈WD(X∖xX′∖x) and ωX,x0 ∈WD(XX′) are 1-wasted wires.
Then
(ωX∖x,x0) ○ (λX′,x) = (λX,x) ○ (ωX,x0) ∈WD(X∖xX′ ). (3.3.18.1)
The next relation involves 1-loops, in-splits, and out-splits. It says that the fol-
lowing two wiring diagrams are equal:
x1
x2
x12
x12
X
=
x1
x2 x
12
x1
x2
X
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The wiring diagram on the left, in which the gray box is called X′ below, is created
by substituting an in-split into a 1-loop. The wiring diagram on the right is created
by substituting an out-split into a 1-loop, which is then substituted into another
1-loop. The inner gray box is called Y, and the outer gray box is called Y ∖ x(1)
below. In both wiring diagrams, the outermost box is called X∗.
Proposition 3.3.19. Suppose:
● Y ∈ BoxS, and x1 /= x2 ∈ Yout such that v(x1) = v(x2) ∈ S.
● X = Y/(x1 = x2) ∈ BoxS is obtained from Y by identifying x1 and x2, called
x12 ∈ Xout.
● x1 /= x2 ∈ Xin = Yin such that v(x12) = v(x1) = v(x2) ∈ S.
● X′ = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2, called x12
in X′.
● σX,x1 ,x2 ∈WD(X′X ) is an in-split.
● X∗ = X ∖ {x12, x1, x2} ∈ BoxS is obtained from X by removing x12, x1, and x2.
● λX′ ,x ∈WD(X∗X′) is the 1-loop in which x12 is the supply wire of x12.
● σY,x
1,x2 ∈WD(YX) is an out-split.
● λY,x(1) ∈ WD(Y∖x(1)Y ) is a 1-loop, where Y ∖ x(1) ∈ BoxS is obtained from Y by
removing {x1, x1}.
● λY∖x(1),x(2) ∈WD( X∗Y∖x(1)) is a 1-loop, in which x2 is the supply wire of x2.
Then
(λX′,x) ○ (σX,x1,x2) = (λY∖x(1),x(2)) ○ (λY,x(1)) ○ (σY,x1,x2) ∈WD(X∗X ). (3.3.19.1)
The next relation says that the colored unit of a box can be rewritten as the
substitution of an out-split into a 1-wasted wire and then into a 1-loop. This is
depicted in the picture
x2
x1
x1
x2
X
in which the outer gray box is called Z and the inner gray box is called Y below.
Proposition 3.3.20. Suppose:
● Z ∈ BoxS, and (x1, x1) ∈ Zin ×Zout such that v(x1) = v(x1) ∈ S.
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● Y = Z ∖ {x1} ∈ BoxS is obtained from Z by removing x1 ∈ Zin.
● x1 /= x2 ∈ Yout = Zout such that v(x1) = v(x2) ∈ S.
● X = Z ∖ {x1, x1} ∈ BoxS is obtained from Z by removing {x1, x1}.
● σY,x
1,x2 ∈ WD(YX) is an out-split in which both x1, x2 ∈ Yout have supply wire
x2 ∈ Xout.
● ωZ,x1 ∈WD(ZY) is a 1-wasted wire.
● λZ,x ∈WD(XZ) is a 1-loop in which x1 ∈ Zout is the supply wire of x1 ∈ Zin.
Then
(λZ,x) ○ (ωZ,x1) ○ (σY,x1,x2) = 1X ∈WD(XX). (3.3.20.1)
The following five relations are about in-splits. The next one is the associativity
property of in-splits. It gives two different ways to construct the following wiring
diagram using two in-splits:
X
x1
x2
x3Yin
Yout
Proposition 3.3.21. Suppose:
● X ∈ BoxS, and x1, x2, x3 ∈ Xin are distinct elements such that v(x1) = v(x2) =
v(x3) ∈ S.
● X12 = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2, called
x12 ∈ X
in
12.
● X23 = X/(x2 = x3) ∈ BoxS is obtained from X by identifying x2 and x3, called
x23 ∈ X
in
23.
● Y = X/(x1 = x2 = x3) ∈ BoxS is obtained from X by identifying x1, x2, and x3.
● σX12 ,x12,x3 ∈WD( YX12) and σX,x1 ,x2 ∈WD(X12X ) are in-splits.
● σX23 ,x1,x23 ∈WD( YX23) and σX,x2 ,x3 ∈WD(X23X ) are in-splits.
Then
(σX12,x12,x3) ○ (σX,x1 ,x2) = (σX23,x1,x23) ○ (σX,x2 ,x3) ∈WD(YX). (3.3.21.1)
The next relation is the commutativity property of in-splits. It gives two differ-
ent ways to construct the following wiring diagram using two in-splits:
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X
x1
x2
x3
x4
Yin Y
out
Proposition 3.3.22. Suppose:
● X ∈ BoxS, and x1, x2, x3, x4 ∈ Xin are distinct elements such that v(x1) = v(x2)
and v(x3) = v(x4) ∈ S.
● X12 = X/(x1 = x2) ∈ BoxS is obtained from X by identifying x1 and x2, called
x12 ∈ X
in
12.
● X34 = X/(x3 = x4) ∈ BoxS is obtained from X by identifying x3 and x4, called
x34 ∈ X
in
34.
● Y = X/(x1 = x2; x3 = x4) ∈ BoxS is obtained from X by (i) identifying x1 and x2
and (ii) identifying x3 and x4.
● σX12 ,x3,x4 ∈WD( YX12) and σX,x1 ,x2 ∈WD(X12X ) are in-splits.
● σX34 ,x1,x2 ∈WD( YX34) and σX,x3 ,x4 ∈WD(X34X ) are in-splits.
Then
(σX12 ,x3,x4) ○ (σX,x1,x2) = (σX34,x1,x2) ○ (σX,x3,x4) ∈WD(YX). (3.3.22.1)
The next relation is the commutativity property between an in-split and an out-
split. It gives two different ways to construct the following wiring diagram using
one in-split and one out-split:
X
z1
z2
z12
Yin =W in Yout = Zout
z1
z2
Proposition 3.3.23. Suppose:
● Z ∈ BoxS, and z1 /= z2 ∈ Zout such that v(z1) = v(z2) ∈ S.
● X = Z/(z1 = z2) ∈ BoxS is obtained from Z by identifying z1 and z2.
● z1 /= z2 ∈ Zin such that v(z1) = v(z2) ∈ S.
● Y = Z/(z1 = z2) ∈ BoxS is obtained from Z by identifying z1 and z2.
● W = Z/(z1 = z2; z1 = z2) ∈ BoxS is obtained from Z by (i) identifying z1 and z2
and (ii) identifying z1 and z2.
● σY,z
1 ,z2 ∈WD(YW) is an out-split, and σX,z1 ,z2 ∈WD(WX) is an in-split.
● σZ,z1 ,z2 ∈WD(YZ) is an in-split, and σZ,z1 ,z2 ∈WD(ZX) is an out-split.
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Then (σY,z1,z2) ○ (σX,z1 ,z2) = (σZ,z1 ,z2) ○ (σZ,z1 ,z2) ∈WD(YX). (3.3.23.1)
The next relation is the commutativity property between an in-split and a 1-
wasted wire. It gives two different ways to construct the following wiring diagram
using one in-split and one 1-wasted wire:
X
z1
z2Yin
z
Proposition 3.3.24. Suppose:
● Z ∈ BoxS, and z, z1, z2 ∈ Zin are distinct elements such that v(z1) = v(z2) ∈ S.
● Y = Z/(z1 = z2) ∈ BoxS is obtained from Z by identifying z1 and z2.
● X = Z ∖ {z} ∈ BoxS is obtained from Z by removing z ∈ Zin.
● W = X/(z1 = z2) ∈ BoxS is obtained from X by identifying z1 and z2.
● σX,z1 ,z2 ∈WD(WX) and σZ,z1 ,z2 ∈WD(YZ) are in-splits.
● ωY,z ∈WD(YW) and ωZ,z ∈WD(ZX) are 1-wasted wires.
Then (ωY,z) ○ (σX,z1 ,z2) = (σZ,z1 ,z2) ○ (ωZ,z) ∈WD(YX). (3.3.24.1)
The next relation says that the colored unit of a box X can be rewritten as the
substitution of a 1-wasted wire into an in-split. This is depicted in the picture
x
y
X
x
in which the intermediate gray box is called Y below.
Proposition 3.3.25. Suppose:
● Y ∈ BoxS, and x, y ∈ Yin are distinct elements such that v(x) = v(y) ∈ S.
● X = Y/(x = y) ∈ BoxS is obtained from Y by identifying x and y.
● ωY,y ∈WD(YX) is a 1-wasted wire.
● σY,x,y ∈WD(XY) is an in-split.
Then (σY,x,y) ○ (ωY,y) = 1X ∈WD(XX). (3.3.25.1)
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The following three relations are about out-splits. The next one is the associa-
tivity property of out-splits. It gives two different ways to construct the following
wiring diagram using two out-splits:
XY
in
y1
y2
y3 Yout
Proposition 3.3.26. Suppose:
● Y ∈ BoxS, and y1, y2, y3 ∈ Yout are distinct elements such that v(y1) = v(y2) =
v(y3) ∈ S.
● Y12 = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2, called y12
in Y12.
● Y23 = Y/(y2 = y3) ∈ BoxS is obtained from Y by identifying y2 and y3, called y23
in Y23.
● X = Y/(y1 = y2 = y3) ∈ BoxS is obtained from Y by identifying y1, y2, and y3.
● σY,y
1 ,y2 ∈WD( YY12) and σY12 ,y12,y3 ∈WD(Y12X ) are out-splits.
● σY,y
2 ,y3 ∈WD( YY23) and σY23 ,y1,y23 ∈WD(Y23X ) are out-splits.
Then
(σY,y1,y2) ○ (σY12 ,y12,y3) = (σY,y2,y3) ○ (σY23 ,y1,y23) ∈WD(YX). (3.3.26.1)
The next relation is the commutativity property of out-splits. It gives two dif-
ferent ways to construct the following wiring diagram using two out-splits:
XY
in
y1
y2
y3
y4
Yout
Proposition 3.3.27. Suppose:
● Y ∈ BoxS, and y1, y2, y3, y4 ∈ Yout are distinct elements such that v(y1) = v(y2)
and v(y3) = v(y4) ∈ S.
● Y12 = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2.
● Y34 = Y/(y3 = y4) ∈ BoxS is obtained from Y by identifying y3 and y4.
● X = Y/(y1 = y2; y3 = y4) ∈ BoxS is obtained from Y by (i) identifying y1 and y2
and (ii) identifying y3 and y4.
● σY,y
1 ,y2 ∈WD( YY12) and σY12 ,y3,y4 ∈WD(Y12X ) are out-splits.
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● σY,y
3 ,y4 ∈WD( YY34) and σY34 ,y1,y2 ∈WD(Y34X ) are out-splits.
Then
(σY,y1,y2) ○ (σY12 ,y3,y4) = (σY,y3,y4) ○ (σY34 ,y1,y2) ∈WD(YX). (3.3.27.1)
The next relation is the commutativity property between an out-split and a 1-
wasted wire. It gives two different ways to construct the following wiring diagram
using one out-split and one 1-wasted wire:
XY
in
y y
1
y2 Yout
Proposition 3.3.28. Suppose:
● Y ∈ BoxS, y ∈ Yin, and y1, y2 ∈ Yout such that v(y1) = v(y2) ∈ S.
● W = Y/(y1 = y2) ∈ BoxS is obtained from Y by identifying y1 and y2.
● Z = Y ∖ {y} ∈ BoxS is obtained from Y by removing y ∈ Yin.
● X = Z/(y1 = y2) ∈ BoxS is obtained from Z by identifying y1 and y2.
● σZ,y
1 ,y2 ∈WD(ZX) and σY,y1,y2 ∈WD(YW) are out-splits.
● ωY,y ∈WD(YZ) and ωW,y ∈WD(WX) are 1-wasted wires.
Then
(ωY,y) ○ (σZ,y1 ,y2) = (σY,y1,y2) ○ (ωW,y) ∈WD(YX). (3.3.28.1)
The final relation is the commutativity property of 1-wasted wires. It gives
two different ways to construct the following wiring diagram using two 1-wasted
wires:
XY
in
y1
y2 Yout
Proposition 3.3.29. Suppose:
● Y ∈ BoxS, and y1, y2 ∈ Yin are distinct elements.
● Y1 = Y ∖ {y1} ∈ BoxS is obtained from Y by removing y1.
● Y2 = Y ∖ {y2} ∈ BoxS is obtained from Y by removing y2.
● X = Y ∖ {y1, y2} ∈ BoxS is obtained from Y by removing y1 and y2.
● ωY,y1 ∈WD(YY1) and ωY1,y2 ∈WD(Y1X) are 1-wasted wires.
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● ωY,y2 ∈WD(YY2) and ωY2,y1 ∈WD(Y2X) are 1-wasted wires.
Then (ωY,y1) ○ (ωY1,y2) = (ωY,y2) ○ (ωY2,y1) ∈WD(YX). (3.3.29.1)
Definition 3.3.30. The 28 relations (3.3.2.1)–(3.3.29.1) are called elementary relations.
3.4. Summary of Chapter 3
(1) There are eight generating wiring diagrams inWD.
(2) Each internal wasted wire can be generated using a 1-wasted wire and a
1-loop.
(3) There are twenty-eight elementary relations in WD.

Chapter 4
Decomposition of
Wiring Diagrams
As part of the finite presentation theorem for the operad WD of wiring diagrams
(Theorem 5.2.11), in Theorem 5.1.11 we will observe that each wiring diagram has
a highly structured decomposition into generating wiring diagrams (Def. 3.1.9),
called a stratified presentation. Stratified presentations are also needed to establish
the second part of the finite presentation theorem for WD regarding relations. The
purpose of this chapter is to provide all the steps needed to establish the existence
of a stratified presentation for each wiring diagram. We remind the reader about
Notation 3.3.1 for (iterated) operadic compositions.
In Section 4.1 we show that each wiring diagram ψ has a specific operadic de-
composition (4.1.7.1)
ψ = α ○ ϕ.
An explanation of this decomposition is given just before Def. 4.1.5. The idea of this
decomposition is that we are breaking the complexity of a general wiring diagram
into two simpler parts. On the one hand, the inner wiring diagram ϕ contains all
the input boxes and the delay nodes of ψ, but its supplier assignment is as simple
as possible, namely the identity map. See Lemmas 4.1.8 and 4.1.10. On the other
hand, the outer wiring diagram α has only one input box and no delay nodes, but
its supplier assignment is equal to that of ψ.
In Section 4.2 we observe that the outer wiring diagram α in the previous de-
composition of ψ can be decomposed as (4.2.6.1)
α = π1 ○π2.
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Example 4.2.3 has a concrete wiring diagram that illustrates this decomposition.
The idea of this decomposition is that in a wiring diagram there are usually wires
that go backward (i.e., "point to the left"), as in (2.2.18.1), in a 1-loop (Def. 3.1.5),
and in the pictures just before Prop. 3.3.11 and Prop. 3.3.15. This decomposition
breaks the complexity of the wiring diagram α into two simpler parts. On the one
hand, the outer wiring diagram π1 contains all the backward-going wires in α but
no wasted wires or split wires (Lemma 4.2.7). On the other hand, the inner wiring
diagram π2 contains no backward-going wires, but it has all the wasted wires and
split wires in α.
In Section 4.3 we observe that the wiring diagram π2 in the previous decompo-
sition of α can be decomposed further as (4.3.5.1)
π2 = β1 ○ β2 ○ β3.
Example 4.3.2 has a concrete wiring diagram that illustrates this decomposition. In
this decomposition:
● The outermost wiring diagram β1 is an iterated operadic composition of
1-wasted wires (Lemma 4.3.6).
● The middle wiring diagram β2 is an iterated operadic composition of in-
splits (Lemma 4.3.9).
● The innermost wiring diagram β3 is an iterated operadic composition of
out-splits (Lemma 4.3.12).
By convention an empty operadic composition means a colored unit. In summary,
for a wiring diagram ψ, we will decompose it as
ψ = π1 ○ β1 ○ β2 ○ β3 ○ ϕ.
4.1. Factoring Wiring Diagrams
Assumption 4.1.1. Throughout this chapter, fix a class S. Suppose
ψ = (DNψ, vψ, sψ) ∈WD(YX) (4.1.1.1)
is a wiring diagram with:
● output box Y ∈ BoxS and input boxes X = (X1, . . . ,XN) for some N ≥ 0;
● r delay nodes DNψ = {d1, . . . , dr} for some r ≥ 0;
● value assignment vψ ∶ Yin ∐ Yout ∐ Xin ∐ Xout ∐ DNψ // S, where Xin =
∐Ni=1X
in
i and X
out =∐Ni=1X
out
i ;
● supplier assignment sψ ∶ Dmψ // Spψ.
Since N = 0 and r = 0 are both allowed, ψ is a general wiring diagram. Furthermore:
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(1) To simplify notation, we will write vψ(di) ∈ S simply as di, so each δdi ∈
WD(di) is a 1-delay node (Def. 3.1.2).
(2) X =∐Ni=1 Xi ∈ BoxS is the coproduct of the Xi’s.
(3) Define X′ ∈ BoxS as
X′in = Xin ∐DNψ and X′out = Xout ∐DNψ. (4.1.1.2)
Motivation 4.1.2. The first observation is about the marginal case where ψ has no
input boxes and no delay nodes. So it looks like this
with finitely many, possibly zero, external wasted wires. In any case, it can be
written in terms of the empty wiring diagram and finitely many 1-wasted wires.
Lemma 4.1.3. Suppose N = r = 0 in ψ; i.e., ψ ∈ WD(Y) has no input boxes and no delay
nodes. Then one of the following two statements is true.
(1) ψ = ǫ ∈WD(∅), the empty wiring diagram (Def. 3.1.1).
(2) There exist 1-wasted wires (Def. 3.1.8) ω1, . . . ,ωm, where m = ∣Yin∣ > 0, such
that
ψ = ω1 ○⋯ ○ωm ○ ǫ. (4.1.3.1)
Proof. Since Xin = Xout = DNψ = ∅, the supplier assignment of ψ is a function
Dmψ = Y
out s // Yin = Spψ.
The non-instantaneity requirement (2.2.13.2) then implies Yout = ∅. If m = ∣Yin∣ = 0,
then Y is the empty box and ψ = ǫ, the empty wiring diagram, by definition.
If m > 0, then every global input y ∈ Yin = {y1, . . . , ym} is an external wasted
wire, and the supplier assignment s ∶ Yout = ∅ // Yin is the trivial map. For each
1 ≤ j ≤ m, define the box
Yj =
⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
Y if j = 1;
Y ∖ {y1, . . . , yj−1} if 2 ≤ j ≤ m;
∅ if j = m + 1.
Each ωYj,yj ∈ WD( YjYj+1) is a 1-wasted wire. Using the notation (3.3.1.2), the iterated
composition
ωY1,y1 ○⋯ ○ωYm,ym ○ ǫ ∈WD(Y)
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is then a wiring diagram with output box Y1 = Y, no input boxes and no delay
nodes, and supplier assignment ∅ = Yout // Yin the trivial map. This is the same
as ψ. 
Next, for wiring diagrams ψ not necessarily covered by Lemma 4.1.3, we define
two relatively simple wiring diagrams that will be shown to provide a decompo-
sition for ψ. Each of these two simpler wiring diagrams will then be analyzed
further.
Motivation 4.1.4. This decomposition for ψ is depicted in the following picture:
X1
⋮
XN
d1
⋮
dr
⋮ ⋮
ψ = α ○ ϕ
Here the intermediate gray box is X′ (4.1.1.2). In this decomposition, the inside
wiring diagram ϕ has all the input boxes and the delay nodes of ψ, but its supplier
assignment is the identity function. The outside wiring diagram α has a single
input box X′ and no delay nodes, but it has the same supplier assignment as ψ.
Definition 4.1.5. Suppose ψ is as in Assumption 4.1.1. Define the wiring diagram
ϕ = (DNϕ, vϕ , sϕ) ∈WD(X′X ) (4.1.5.1)
with:
● output box X′ (4.1.1.2) and input boxes X = (X1, . . . ,XN);
● delay nodes DNϕ = DNψ = {d1, . . . , dr};
● supplier assignment
Dmϕ = X
′out ∐Xin ∐DNϕ = (Xout ∐DNψ)∐ (Xin ∐DNψ)
sϕ

Spϕ = X
′in ∐Xout ∐DNϕ = (Xin ∐DNψ)∐ (Xout ∐DNψ)
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the identity function that sends X′out to (Xout ∐DNψ) and (Xin ∐DNψ) to
X′in.
Definition 4.1.6. Suppose ψ is as in Assumption 4.1.1. Define the wiring diagram
α = (DNα, vα, sα) ∈WD( YX′) (4.1.6.1)
with:
● one input box X′ (4.1.1.2) and output box Y;
● no delay nodes;
● supplier assignment
Dmα = Y
out ∐X′in = Yout ∐Xin ∐DNψ = Dmψ
sα

Spα = Y
in ∐X′out = Yin ∐Xout ∐DNψ = Spψ
equal to sψ.
Lemma 4.1.7. Given a wiring diagram ψ (4.1.1.1), there is a decomposition
ψ = α ○ ϕ ∈WD(YX) (4.1.7.1)
in which α ∈WD( YX′) is as in (4.1.6.1) and ϕ ∈WD(X′X ) is as in (4.1.5.1).
Proof. By the definition of ○1 (Def. 2.3.4), α ○ ϕ = α ○1 ϕ belongs to WD(YX) and has
DNϕ = DNψ as its set of delay nodes. It remains to check that its supplier assignment
is equal to that of ψ. This follows from a direct inspection because sϕ is the identity
function, while sα = sψ. 
To obtain the desired stratified presentation of ψ, we now begin to analyze the
wiring diagram ϕ.
Lemma 4.1.8. Consider the wiring diagram ϕ (4.1.5.1).
(1) If N = r = 0, then ϕ = ǫ, the empty wiring diagram (Def. 3.1.1).
(2) If (N, r) = (1, 0), then ϕ = 1X1 , the colored unit of X1 (Def. 2.3.2).
(3) If (N, r) = (0, 1), then ϕ = δd1 , a 1-delay node (Def. 3.1.2).
Proof. All three cases are checked by direct inspection. 
Motivation 4.1.9. Next we observe that, for higher values of N + r, the wiring dia-
gram ϕ is generated by 2-cells (Def. 3.1.4) and 1-delay nodes via iterated operadic
compositions, as depicted in the following picture.
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X1
⋮
XN
dr−1
⋮
dr
ϕ
The operadic composition γ (2.1.3.2) is used in the following observation.
Lemma 4.1.10. Suppose N + r ≥ 2 in the wiring diagram ϕ ∈ WD(X′X ) (4.1.5.1). Then it
admits a decomposition
ϕ = γ (θ;{1Xi}Ni=1 , {δdj}rj=1) . (4.1.10.1)
Here
θ =
⎧⎪⎪⎨⎪⎪⎩
θ1 if N + r = 2,
θ1 ○2 (⋯○2 (θN+r−2 ○2 θN+r−1)) if N + r > 2 (4.1.10.2)
with each θk a 2-cell, and each δdj ∈WD(dj) is a 1-delay node as in Assumption 4.1.1.
Proof. Recall that X = (X1, . . . ,XN) and DNϕ = DNψ = {d1, . . . , dr}. For N + 1 ≤ j ≤
N + r define the box Xj = dj ∈ BoxS as
Xinj = {dj} = Xoutj .
For 1 ≤ i ≤ N + r define the box
X≥i =
N+r
∐
p=i
Xp ∈ BoxS.
Note that X≥1 = X′ (4.1.1.2). Next, for 1 ≤ k ≤ N + r − 1, define the 2-cell
θk = θXk,X≥k+1 ∈WD
( X≥k
Xk,X≥k+1
).
Then we have a wiring diagram
θ ∈WD( X′X1,...,XN+r)
in which θ∗ is defined as in (4.1.10.2). Since 1Xi ∈ WD(XiXi) and δdj ∈ WD(dj), the op-
eradic composition on the right side of (4.1.10.1) is defined and belongs toWD(X′X ).
Since the two sides of (4.1.10.1) both have delay nodes {d1, . . . , dr}, it remains to
check that the supplier assignment of the right side is equal to sϕ = Id. This follows
from a direct inspection because (i) colored units (Def. 2.3.2), 1-delay nodes (Def.
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3.1.2), and 2-cells (Def. 3.1.4) all have identity supplier assignments and because
(ii) γ (2.1.12.1) is an iteration of various ○i (Def. 2.3.4). 
4.2. Unary Wiring Diagrams
In this section, we analyze wiring diagrams with exactly one input box and no
delay nodes, such as α (4.1.6.1). We will show that such a wiring diagram can be
generated by the generating wiring diagrams (Def. 3.1.9) of name changes (Def.
3.1.3), 1-loops (Def. 3.1.5), 1-wasted wires (Def. 3.1.8), in-splits (Def. 3.1.6), and
out-splits (Def. 3.1.7), in this order. We remind the reader of Notation 3.3.1 for
(iterated) ○1.
We will need a few definitions and notations.
Definition 4.2.1. Supposeπ ∈WD(YX) is a wiring diagramwith one input box X and
no delay nodes.
(1) A loop element in π is an element x ∈ Xout such that there exists x′ ∈ Xin
with x as its supply wire. The set of loop elements in π is denoted by πlp.
(2) An element x′ ∈ Xin is said to be internally supplied if sπ(x′) ∈ Xout. The set
of such elements in π is denoted by πsp+ .
(3) An element x′ ∈ Xin is said to be externally supplied if sπ(x′) ∈ Yin. The set
of such elements in π is denoted by πsp− .
Recall from Definition 2.2.13 the concepts of external wasted wires πw
−
and of
internal wasted wires πw
+
of a wiring diagram π.
Lemma 4.2.2. Suppose π ∈WD(YX) is a wiring diagram with one input box X and no delay
nodes. Then:
(1) πsp+ ∐π
sp
− = X
in.
(2) πw
+
∐πlp ⊆ Xout.
(3) sπ (πsp+ ) = πlp.
(4) sπ (πsp− )∐πw− = Yin.
(5) sπ (Yout) ⊆ Xout ∖πw+ .
Proof. All the statements are immediate from the definitions. 
Example 4.2.3. Consider the wiring diagram π ∈WD(YX) as depicted in the picture
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x1
x2
x3
x4
x1
x2
x3
π
y1
y2
y1
y2
with
● Xin = {x1, x2, x3, x4}, Xout = {x1, x2, x3}, Yin = {y1, y2}, and Yout = {y1, y2};
● πlp = {x1}, πsp+ = {x1, x2}, πsp− = {x3, x4}, πw+ = {x3}, and πw− = {y1}.
Note that we may operadically decompose π as follows.
x1
x2
x3
x4
x1
x2
x3
π = π1 ○π2
y1
y2
y1
y2
(4.2.3.1)
The point of this decomposition is that the inner wiring diagram π2 is generated
by:
● two 1-wasted wires, one for the external wasted wire y1 and the other for
the internal wasted wire x3;
● two in-splits, one for {x1, x2} and the other for {x3, x4};
● one out-split for x1, which is the supply wire of y1, x1, and x2.
At the same time, the outer wiring diagram π1 is generated by two 1-loops, one for
the loop element x1 and the other for the internal wasted wire x3.
With this example as a guide, next we will factor a general wiring diagram
with one input box and no delay nodes into twowiring diagrams. The outerwiring
diagramwill be generated by name changes and 1-loops. The inner wiring diagram
will be generated by 1-wasted wires, in-splits, and out-splits. The intermediate
gray box in (4.2.3.1) will be called Z below.
Convention 4.2.4. Using the five elementary relations (3.3.3.1), (3.3.4.1), (3.3.5.1),
(3.3.6.1), and (3.3.7.1), name changes can always be rewritten on the outside (i.e.,
left side) of an iterated operadic composition in WD. Moreover, using the elemen-
tary relation (3.3.2.1), an iteration of name changes can be composed down into just
one name change. To simplify the presentation, in what follows these elementary
relations regarding name changes are automatically applied wherever necessary.
With this in mind, we will mostly not mention name changes.
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For a wiring diagram with one input box and no delay nodes, we will decom-
pose it using the wiring diagrams in the next definition.
Definition 4.2.5. Supposeπ ∈WD(YX) is a wiring diagramwith one input box X and
no delay nodes.
(1) Define the box Z ∈ BoxS as
Zin = Yin ∐πw
+
∐πlp;
Zout = Yout ∐πw
+
∐πlp.
(2) Define the wiring diagram π1 ∈WD(YZ) with:
● one input box Z, output box Y, and no delay nodes;
● supplier assignment
Dmπ1 = Y
out ∐Zin = Yout ∐ [Yin ∐πw
+
∐πlp]
sπ1

Spπ1 = Y
in ∐Zout = Yin ∐ [Yout ∐πw
+
∐πlp]
(4.2.5.1)
the identity function.
(3) Define the wiring diagram π2 ∈WD(ZX) with:
● one input box X, output Z, and no delay nodes;
● supplier assignment
Dmπ2 = Z
out ∐Xin = [Yout ∐πw
+
∐πlp]∐ [πsp+ ∐πsp− ]
sπ2

Spπ2 = Z
in ∐Xout = [Yin ∐πw
+
∐πlp]∐Xout
(4.2.5.2)
whose restriction to:
– Yout is sπ ∶ Yout // Xout;
– πw
+
∐πlp is the subset inclusion into Xout;
– πsp+ is sπ ∶ π
sp
+
// πlp;
– πsp− is sπ ∶ π
sp
−
// Yin.
This is well-defined by the non-instantaneity requirement (2.2.13.2)
for π and Lemma 4.2.2.
An example of the following decomposition is the picture (4.2.3.1) above.
Lemma 4.2.6. Suppose π ∈WD(YX) is a wiring diagram with one input box X and no delay
nodes. Then it admits a decomposition
π = π1 ○π2 (4.2.6.1)
in which π1 ∈WD(YZ) and π2 ∈WD(ZX) are as in Def. 4.2.5.
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Proof. Both sides of (4.2.6.1) belong to WD(YX) and have no delay nodes. So it re-
mains to check that the supplier assignment s of π1 ○π2 is equal to sπ . Note that
Dmπ1○π2 = Y
out ∐Xin = Yout ∐ [πsp+ ∐πsp− ] .
By the definitions of ○ = ○1 (Def. 2.3.4), sπ1 (4.2.5.1), and sπ2 (4.2.5.2):
● on Yout the supplier assignment s is sπ2sπ1 = sπ Id = sπ .
● on πsp+ ∐π
sp
− the supplier assignment s is sπ2sπ1 = Id sπ = sπ .
So the supplier assignment of π1 ○π2 is equal to sπ . 
To obtain the desired stratified presentation of π, next we observe that π1 in
Def. 4.2.5 is either a colored unit (2.3.2.1) or an iterated operadic composition of
1-loops (Def. 3.1.5). An example of π1 is the outer wiring diagram in the example
(4.2.3.1).
Lemma 4.2.7. Suppose:
● Y,Z ∈ BoxS such that Zin = Yin ∐ T and Zout = Yout ∐ T for some T ∈ FinS.
● ζ ∈WD(YZ) is a wiring diagram with no delay nodes and with supplier assignment
Dmζ = Y
out ∐Zin = Yout ∐ [Yin ∐ T]
sζ

Spζ = Y
in ∐Zout = Yin ∐ [Yout ∐ T]
the identity function.
Then the following statements hold.
(1) ζ = 1Y if T = ∅.
(2) If p = ∣T∣ > 0, then there exist 1-loops λ1, . . . ,λp such that
ζ = λ1 ○⋯ ○λp. (4.2.7.1)
Proof. If T = ∅, then ζ ∈ WD(YY) has no delay nodes and has supplier assignment
sζ = Id. So ζ is the Y-colored unit.
Next suppose T = {t1, . . . , tp} with p > 0. For the definitions below, it is conve-
nient to keep in mind the following picture of ζ:
Z
tp tp
t1 t1
Yin Yout
⋮
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For 0 ≤ j ≤ p define the box Yj ∈ BoxS as
Yj =
⎧⎪⎪⎨⎪⎪⎩
Y if j = 0;
Y ∐ {t1, . . . , tj} if 1 ≤ j ≤ p.
Here Y ∐ {t1, . . . , tj}means a copy of ti for 1 ≤ i ≤ j is added to each of Yin and Yout.
In particular, we have Yp = Z. For 1 ≤ j ≤ p define the 1-loop
λj = λYj,tj ∈WD(Yj−1Yj )
in which tj ∈ Y
in
j has supply wire tj ∈ Y
out
j .
The iterated operadic composition
λ1 ○⋯ ○λp ∈WD(Y0Yp) =WD(YZ)
has no delay nodes. To see that it is equal to ζ, it remains to check that its supplier
assignment is equal to sζ = Id. This holds because each 1-loop λj has identity
supplier assignment. 
Observe that Lemma 4.2.7 applies to π1 ∈WD(YZ) in Def. 4.2.5 with T = πw+ ∐πlp.
So π1 is either the Y-colored unit or an iterated operadic composition of 1-loops.
4.3. Unary Wiring Diagrams with No Loop Elements
In order to show that the wiring diagram π2 ∈ WD(ZX) in Def. 4.2.5 is generated by
1-wasted wires, in-splits, and out-splits, first we identify its external wasted wires,
internal wasted wires, and loop elements.
Lemma 4.3.1. Consider the wiring diagram π2 ∈WD(ZX) in Def. 4.2.5.
(1) The set of external wasted wires in π2 is π
w
2− = π
w
+
∐πw
−
.
(2) The set of internal wasted wires in π2 is π
w
2+ = ∅.
(3) The set of loop elements in π2 is π
lp
2 = ∅.
(4) sπ2(Zout) = Xout.
(5) Zin = πw
+
∐πw
−
∐ sπ2(Xin).
Proof. (1) By definition an external wastedwire in π2 is an element in Z
in that
is not in the image of sπ2 (4.2.5.2). By the definition of sπ2 , this is the subset
πw
+
∐ [Yin ∖ sπ(πsp− )] ⊆ Zin.
It follows from the non-instantaneity requirement (2.2.13.2) for π that
Yin ∖ sπ(πsp− ) = πw− .
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(2) By definition an internal wasted wire in π2 is an element in X
out that is not
in the image of sπ2 . An element of X
out is either an internal wasted wire in
π, or else it is the sπ-image of an element in π
sp
+ ∐Yout. Since
Xout = πw
+
∐ sπ (πsp+ ∐Yout)
= πw
+
∐ [πlp ∪ sπ(Yout)] ,
an inspection of the definition of sπ2 (4.2.5.2) reveals that all of X
out is in
the image of sπ2 . So π2 has no internal wasted wires.
(3) By definition a loop element in π2 is an element in X
out that is the supply
wire, under sπ2 , of some element in X
in. SinceXin = πsp+ ∐π
sp
− , the definition
of sπ2 (4.2.5.2) yields
sπ2(πsp+ ∐πsp− ) = sπ(πsp+ )∐ sπ(πsp− ) ⊆ πlp ∐Yin ⊆ Zin = Spπ2 ∖Xout.
So π2 has no loop elements.
(4) By (2) π2 has no internal wasted wires, so X
out = sπ2(Zout ∐πsp2+). But by
(3) π2 has no loop elements, so π
sp
2+ = ∅ and X
out = sπ2(Zout).
(5) Since π2 has no loop elements by (3), sπ2(Xin) ⊆ Zin. An element in Zin that
is not in sπ2(Xin) is precisely an external wasted wire in π2. By (1) the set
of external wasted wires in π2 is π
w
+
∐πw
−
.

Continuing our analysis of wiring diagrams with one input box and no delay
nodes, our next goal is to construct a decomposition for π2 (Def. 4.2.5) involving
1-wasted wires, in-splits, and out-splits.
Example 4.3.2. Consider the inner wiring diagram π2 ∈ WD(ZX) in the example
(4.2.3.1), which is depicted in the following picture.
x1
x2
x3
x4
x1
x2
x3
π2
y1
y2y1
y2
For this wiring diagram, the desired decomposition is depicted in the picture:
x1
x2
x3
x4
x1
x2
x3
y1
y2
π2 = β1 ○ β2 ○ β3
y1
y2
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The inner gray box will be called V, and the outer gray box will be calledW below.
Note that:
● The outermost wiring diagram β1 ∈ WD(ZW) is generated by two 1-wasted
wires.
● The middle wiring diagram β2 ∈WD(WV) is generated by two in-splits.
● The innermost wiring diagram β3 ∈WD(VX) is an out-split.
For a general wiring diagram with one input box, no delay nodes, no loop ele-
ments, and no internal wasted wires, such a decomposition uses the following def-
initions.
Definition 4.3.3. Suppose X,Z ∈ BoxS and β ∈ WD(ZX) is a wiring diagram with no
delay nodes and no loop elements.
(1) Suppose the boxW = Z∖ βw
−
∈ BoxS is obtained from Z ∈ BoxS by removing
the external wasted wires of β, soW in = Zin ∖ βw
−
andWout = Zout.
(2) Define the wiring diagram β1 ∈WD(ZW) as having:
● no delay nodes;
● supplier assignment
Dmβ1 = Z
out ∐W in = Zout ∐ [Zin ∖ βw
−
]
sβ1

Spβ1 = Z
in ∐Wout = Zin ∐Zout
(4.3.3.1)
the identity function on Zout and the subset inclusion on Zin∖βw
−
⊆ Zin.
(3) Define the box V ∈ BoxS as V
in = Xin and Vout = Zout =Wout.
(4) Define the wiring diagram β2 ∈WD(WV) as having:
● no delay nodes;
● supplier assignment
Dmβ2 =W
out ∐V in =Wout ∐Xin
sβ2

Spβ2 =W
in ∐Vout = [Zin ∖ βw
−
]∐Wout
(4.3.3.2)
the coproduct of the identity function on Wout and the restriction of
the supplier assignment sβ ∶ Xin // Zin ∖ βw− .
This is well-defined because β has no delay nodes and no loop elements.
(5) Define the wiring diagram β3 ∈WD(VX) as having:
● no delay nodes;
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● supplier assignment
Dmβ3 = V
out ∐Xin = Zout ∐Xin
sβ3

Spβ3 = V
in ∐Xout = Xin ∐Xout
(4.3.3.3)
the coproduct of the identity function on Xin and sβ ∶ Zout // Xout.
This is well-defined because β has no delay nodes and because of the non-
instantaneity requirement (2.2.13.2) for β.
Lemma 4.3.4. In the context of Def. 4.3.3:
(1) The map sβ ∶ Xin // Zin ∖ βw− , which is part of sβ2 , is surjective.
(2) If β has no internal wasted wires (such as π2 in Def. 4.2.5), then the map sβ ∶
Zout // Xout, which is part of sβ3 , is surjective.
Proof. The first assertion is true because β has no delay nodes and because of the
non-instantaneity requirement (2.2.13.2). The second assertion is true because β
has no delay nodes and no loop elements. 
Lemma 4.3.5. In the context of Def. 4.3.3, there is a decomposition
β = β1 ○ β2 ○ β3 ∈WD(ZX). (4.3.5.1)
Proof. By construction the iterated operadic composition β1 ○ β2 ○ β3 also belongs
to WD(ZX) and has no delay nodes. So it remains to check that its supplier assign-
ment s is equal to sβ. A direct inspection of (4.3.3.1), (4.3.3.2), and (4.3.3.3) reveals
that:
● on Xin ⊆ Dmβ3 the supplier assignment s is given by Id sβ2 IdXin = sβ;
● on Zout ⊆ Dmβ1 the supplier assignment s is given by sβ3 IdZout IdZout = sβ.
So the supplier assignment of β1 ○ β2 ○ β3 is equal to sβ. 
Note that the decomposition in Lemma 4.3.5 applies to π2 because π2 has one
input box, no delay nodes, and no loop elements (by Lemma 4.3.1).
Next we show that in the decomposition 4.3.5.1:
(1) β1 is either a colored unit (Def. 2.3.2) or an iterated operadic composition
of 1-wasted wires (Def. 3.1.8). See Lemma 4.3.6.
(2) β2 is either a colored unit or an iterated operadic composition of in-splits
(Def. 3.1.6). See Lemma 4.3.9.
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(3) If β has no internal wasted wires, such as π2 by Lemma 4.3.1, then β3 is
either a colored unit or an iterated operadic composition of out-splits (Def.
3.1.7). See Lemma 4.3.12.
During the first reading, the reader may wish to skip the proofs of the following
Lemmas and simply look at the pictures. The following observation deals with the
first statement.
Lemma 4.3.6. Consider the wiring diagram β1 ∈WD(ZW) in Def. 4.3.3.
(1) If βw
−
= ∅ (i.e., β has no external wasted wires), then β1 = 1Z, the Z-colored unit.
(2) If q = ∣βw
−
∣ > 0, then there exist 1-wasted wires ω1, . . . ,ωq such that
β1 = ω1 ○⋯ ○ωq. (4.3.6.1)
Proof. Recall that β1 has no delay nodes and has supplier assignment (4.3.3.1)
Dmβ1 = Z
out ∐W in = Zout ∐ [Zin ∖ βw
−
]
sβ1

Spβ1 = Z
in ∐Wout = Zin ∐Zout
that is the identity function on Zout and the subset inclusion on Zin ∖ βw
−
. If βw
−
= ∅,
then sβ1 = Id and, therefore, β1 is the colored unit.
Next suppose βw
−
= {w1, . . . ,wq} ⊆ Zin with q > 0. Recall that W = Z ∖ βw− . For
0 ≤ j ≤ q define the box
Zj =
⎧⎪⎪⎨⎪⎪⎩
Z if j = 0;
Z ∖ {w1, . . . ,wj} if 1 ≤ j ≤ q.
So in particular Zq = W. The iterated operadic composition on the right side of
(4.3.6.1) is represented in the following picture.
W
Zin ∖ βw
−
w1
w2
⋮
wq Z
out
⋱
Here the outermost box is Z, the outermost gray box is Z1, and the innermost gray
box is Zq−1.
For 1 ≤ j ≤ q define the 1-wasted wires (Def. 3.1.8)
ωj = ωZj−1,wj ∈WD(Zj−1Zj ).
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The iterated operadic composition
ω1 ○⋯ ○ωq ∈WD(Z0Zq) =WD(ZW)
has no delay nodes. So to prove (4.3.6.1), it remains to check that its supplier as-
signment s is equal to sβ1 .
● On Zout ⊆ Dmω1 the supplier assignment s is the composition of q copies of
the identity function, hence is the identity function.
● On W in ⊆ Dmωq the supplier assignment s is the composition of the inclu-
sions Zinj
// Zinj−1 for 1 ≤ j ≤ q, which is the inclusionW
in // Zin.

Motivation 4.3.7. To show that β2 is either a colored unit or an iterated composition
of in-splits, we first need a lemma that says that the following wiring diagram is
generated by in-splits.
X
x1
⋮
xk
Yin
y
⋮ Yout
Lemma 4.3.8. Suppose:
● X,Y ∈ BoxS such that X
out = Yout.
● There exist y ∈ Yin and distinct elements x1, . . . , xk ∈ X
in with k ≥ 1 such that
Xin = [Yin ∖ {y}] ∐ {x1, . . . , xk}
and v(y) = v(xi) ∈ S for all i.
● σ ∈WD(YX) is a wiring diagram with no delay nodes and with supplier assignment
Dmσ = Y
out ∐Xin = Yout ∐ [Yin ∖ {y}] ∐ {x1, . . . , xk}
sσ

Spσ = Y
in ∐Xout = Yin ∐Yout
given by
sσ(z) =
⎧⎪⎪⎨⎪⎪⎩
y if z = x1, . . . , xk;
z if z ∈ Yout ∐ [Yin ∖ {y}].
Then:
(1) σ is the Y-colored unit if k = 1;
(2) σ is an iterated operadic composition of (k − 1) in-splits if k ≥ 2.
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Proof. Since σ has no delay nodes, if k = 1, then sσ = Id. So σ is a colored unit.
Suppose k ≥ 2. We will prove that σ is an iterated operadic composition of(k− 1) in-splits by induction on k. If k = 2, then by definition σ is the in-split σX,x1,x2
(Def. 3.1.6).
Suppose k ≥ 3. We will factor σ into two wiring diagrams as depicted in the
picture
X
x1
⋮
xk−1
xk
Yin
y x′
⋮ Yout
σ = σ1 ○ σ2
in which the intermediate gray box will be called W below. The outer wiring di-
agram σ1 will be an in-split, and the inner wiring diagram σ2 will be an iterated
operadic composition of (k − 2) in-splits. To define such a decomposition, we will
need the following definitions.
(1) SupposeW ∈ BoxS such thatW
out = Yout = Xout and
W in = [Yin ∖ {y}] ∐ {x′, xk}
for some xk /= x′ such that v(x′) = v(xk) ∈ S. In particular, we have
Xin = [W in ∖ {x′}]∐ {x1, . . . , xk−1}. (4.3.8.1)
(2) Define the wiring diagram σ1 ∈WD(YW)with no delay nodes and with sup-
plier assignment
Dmσ1 = Y
out ∐W in = Yout ∐ [Yin ∖ {y}] ∐ {x′, xk}
sσ1

Spσ1 = Y
in ∐Wout = [Yin ∖ {y}] ∐ {y} ∐Yout
given by
sσ1(z) =
⎧⎪⎪⎨⎪⎪⎩
y if z = x′, xk;
z otherwise.
80 4. Decomposition of Wiring Diagrams
(3) Define the wiring diagram σ2 ∈WD(WX)with no delay nodes and with sup-
plier assignment
Dmσ2 =W
out ∐Xin =Wout ∐ [Yin ∖ {y}] ∐ {x1, . . . , xk−1}∐ {xk}
sσ2

Spσ2 =W
in ∐Xout = [Yin ∖ {y}] ∐ {x′, xk}∐Wout
given by
sσ2(z) =
⎧⎪⎪⎨⎪⎪⎩
x′ if z = x1, . . . , xk−1;
z otherwise.
Then σ1 ○σ2 ∈WD(YX) is a wiring diagramwith no delay nodes. To see that it is equal
to σ, it suffices to check that the supplier assignment of σ1 ○ σ2 is equal to sσ. This is
true by a direct inspection of sσ1 and sσ2 .
By definition σ1 is the in-split σW,x′,xk . By (4.3.8.1) the induction hypothesis
applies to σ2, which says that it is an iterated operadic composition of (k − 2) in-
splits. Combined with the previous paragraph, it follows that σ = σ1 ○ σ2 is the
iterated operadic composition of (k − 1) in-splits, finishing the induction. 
Next we consider β2.
Lemma 4.3.9. The wiring diagram β2 ∈WD(WV) in Def. 4.3.3 is either a colored unit or an
iterated operadic composition of in-splits.
Proof. Recall that W in = Zin ∖ βw
−
, V in = Xin, and Vout = Zout = Wout. The wiring
diagram β2 ∈WD(WV) has no delay nodes and has supplier assignment (4.3.3.2)
Dmβ2 =W
out ∐V in = Zout ∐Xin
sβ2

Spβ2 =W
in ∐Vout = [Zin ∖ βw
−
]∐Zout
the coproduct of the identity function on Zout and sβ ∶ X
in // Zin ∖ βw
−
. WriteW in =
Zin ∖ βw
−
= {z1, . . . , zp}, so each s−1β (zi) is non-empty by Lemma 4.3.4.
If p = 0, then Zin ∖ βw
−
= ∅ = Xin, and β2 is theW-colored unit.
Suppose p > 0. We will write β2 as an iterated composition as in the following
picture.
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V
s−1β (z1)
⋮
s−1β (zp)
Wout⋮
⋱
β2 = σ1 ○⋯○ σp
z1
⋮
zp
W in
There are p − 1 gray boxes. The outermost gray box will be called W1, and the
innermost gray box will be calledWp−1 below. To define such a decomposition, we
will need the following definitions.
(1) For 0 ≤ j ≤ p define the boxWj ∈ BoxS withW
out
j =W
out and
W inj =
⎡⎢⎢⎢⎢⎣
j
∐
i=1
s−1β (zi)
⎤⎥⎥⎥⎥⎦´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if j = 0
∐{zj+1, . . . , zp}´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if j = p
.
Note that W in0 = W
in by definition, while W inp = X
in = V in by Lemma 4.3.4.
SoW0 =W andWp = V.
(2) For 1 ≤ j ≤ p define the wiring diagram σj ∈ WD(Wj−1Wj ) with no delay nodes
and with supplier assignment
Dmσj =W
out
j−1 ∐W
in
j =W
out ∐ [ j∐
i=1
s−1β (zi)]∐ {zj+1, . . . , zp}
sσj

Spσj =W
in
j−1 ∐W
out
j = [
j−1
∐
i=1
s−1β (zi)]∐ {zj, . . . , zp}∐Wout
given by
sσj(x) =
⎧⎪⎪⎨⎪⎪⎩
zj if x ∈ s
−1
β (zj);
x otherwise.
Since
W inj = [W inj−1 ∖ {zj}]∐ s−1β (zj),
by Lemma 4.3.8 σj is:
● a colored unit if ∣s−1β (zj)∣ = 1;
● an iterated operadic composition of (∣s−1β (zj)∣ − 1) in-splits if ∣s−1β (zj)∣ ≥ 2.
82 4. Decomposition of Wiring Diagrams
Therefore, to show that β2 is either a colored unit or an iterated operadic composi-
tion of in-splits, it is enough to check that there is a decomposition
β2 = σ1 ○⋯ ○ σp ∈WD(WV).
Since the iterated operadic composition on the right has no delay nodes, it remains
to check that its supplier assignment s is equal to sβ2 (4.3.3.2).
On Wout = Zout ⊆ Dmσ1 the supplier assignment s is the composition of p iden-
tity functions, hence the identity function. On
V in = Xin =
p
∐
i=1
s−1β (zi) ⊆ Dmσp
the supplier assignment s sends elements in each s−1β (zj) to zj ∈ W in, so it is equal
to sβ2 . 
Motivation 4.3.10. Next, to show that β3 is either a colored unit or an iterated op-
eradic composition of out-splits, we first need a lemma that says that the following
wiring diagram is generated by out-splits.
X
x
Yin
y1
yk
⋮
Xout ∖ {x}
The following observation is the out-split analogue of Lemma 4.3.8.
Lemma 4.3.11. Suppose:
● X,Y ∈ BoxS such that X
in = Yin.
● There exist x ∈ Xout and distinct elements y1, . . . , yk ∈ Y
out with k ≥ 1 such that
Yout = [Xout ∖ {x}] ∐ {y1, . . . , yk}
and v(x) = v(yi) ∈ S for 1 ≤ i ≤ k.
● σ ∈WD(YX) is a wiring diagram with no delay nodes and with supplier assignment
Dmσ = Y
out ∐Xin = [Xout ∖ {x}] ∐ {y1, . . . , yk}∐Xin
sσ

Spσ = Y
in ∐Xout = Xin ∐Xout
given by
sσ(z) =
⎧⎪⎪⎨⎪⎪⎩
x if z = y1, . . . , yk;
z if z ∈ [Xout ∖ {x}] ∐Xin.
Then:
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(1) σ is the Y-colored unit if k = 1;
(2) σ is an iterated operadic composition of (k − 1) out-splits if k ≥ 2.
Proof. If k = 1, then sσ is the identity function, so σ is a colored unit.
The assertion for k ≥ 2 is proved by induction. If k = 2, then σ is by definition
the out-split σY,y1,y2 (Def. 3.1.7).
Suppose k ≥ 3. We will factor σ into two wiring diagrams as depicted in the
picture
X
xYin yk
y1
⋮
yk−1
Xout ∖ {x}
w
σ = σ1 ○ σ2
in which the intermediate gray box will be called W below. The inner wiring di-
agram σ2 will be an out-split, and the outer wiring diagram σ1 will be an iterated
operadic composition of (k− 2) out-splits. To define such a decomposition, we will
need the following definitions.
(1) Define the boxW ∈ BoxS withW
in = Xin = Yin and
Wout = [Xout ∖ {x}]∐ {w, yk}
for some w /= yk such that v(w) = v(yk) ∈ S. In particular, we have
Yout = [Wout ∖ {w}]∐ {y1, . . . , yk−1}. (4.3.11.1)
(2) Define the wiring diagram σ1 ∈WD(YW)with no delay nodes and with sup-
plier assignment
Dmσ1 = Y
out ∐W in = [Xout ∖ {x}] ∐ {y1, . . . , yk}∐Yin
s
σ1

Spσ1 = Y
in ∐Wout = Yin ∐ [Xout ∖ {x}] ∐ {w, yk}
given by
sσ1(z) =
⎧⎪⎪⎨⎪⎪⎩
w if z = y1, . . . , yk−1;
z otherwise.
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(3) Define the wiring diagram σ2 ∈WD(WX)with no delay nodes and with sup-
plier assignment
Dmσ2 =W
out ∐Xin = [Xout ∖ {x}] ∐ {w, yk}∐W in
sσ2

Spσ2 =W
in ∐Xout
given by
sσ2(z) =
⎧⎪⎪⎨⎪⎪⎩
x if z = w, yk;
z otherwise.
Then σ1 ○ σ2 ∈ WD(YX) is a wiring diagram with no delay nodes. To see that it is
equal to σ, it suffices to check that the supplier assignment of σ1 ○ σ2 is equal to sσ.
This is true by a direct inspection of sσ1 and sσ2 .
By (4.3.11.1) the induction hypothesis applies to σ1, which says that it is an
iterated operadic composition of (k − 2) out-splits. By definition σ2 is the out-split
σW,w,yk . Combined with the previous paragraph, it follows that σ = σ1 ○ σ2 is the
iterated operadic composition of (k − 1) out-splits, finishing the induction. 
Finally, we consider β3.
Lemma 4.3.12. In the context of Def. 4.3.3, suppose β has no internal wasted wires (such
as π2 (4.2.5.2) by Lemma 4.3.1). Then β3 ∈ WD(VX) is either a colored unit or an iterated
operadic composition of out-splits.
Proof. Recall that the wiring diagram β3 ∈ WD(VX) has no delay nodes and has
supplier assignment (4.3.3.3)
Dmβ3 = V
out ∐Xin = Zout ∐Xin
sβ3

Spβ3 = V
in ∐Xout = Xin ∐Xout
the coproduct of the identity function on Xin and sβ ∶ Z
out // Xout. Since β has no
internal wasted wires, by Lemma 4.3.4 the map sβ ∶ Z
out // Xout is surjective.
Write Xout = {x1, . . . , xr}, so Zout = ∐ri=1 s−1β (xi) with each s−1β (xi) non-empty. If
r = 0, then Xout = ∅ = Zout, and β3 is a colored unit.
Suppose r > 0. We will decompose β3 as in the picture:
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X
x1
⋮
xr
V in = Xin
s−1β (x1)
s−1β (xr)
⋮
⋱
⋮ Vout = Zout
β3 = σ
1 ○⋯ ○ σr
The outermost gray box will be called V1, and the innermost gray box will be called
Vr−1 below. To define such a decomposition, we first need some definitions.
(1) For 0 ≤ j ≤ r define the box Vj ∈ BoxS with V
in
j = V
in = Xin and
Voutj = {x1, . . . , xj}´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if j = 0
∐
r
∐
i=j+1
s−1β (xi)
´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if j = r
.
Note that Vout0 = Z
out = Vout, so V0 = V. Also, V
out
r = X
out, so Vr = X.
(2) For 1 ≤ j ≤ r define the wiring diagram σj ∈ WD(Vj−1Vj ) with no delay nodes
and with supplier assignment
Dmσj = V
out
j−1 ∐V
in
j = {x1, . . . , xj−1}∐ r∐
i=j
s−1β (xi)∐Xin
sσj

Spσj = V
in
j−1 ∐V
out
j = X
in ∐ {x1, . . . , xj}∐ r∐
i=j+1
s−1β (xi)
given by
sσj(z) =
⎧⎪⎪⎨⎪⎪⎩
xj if z ∈ s
−1
β (xj);
z otherwise.
The iterated operadic composition
σ1 ○⋯ ○ σr ∈WD(V0Vr) =WD(VX)
has no delay nodes. To see that it is equal to β3, it remains to check that the former’s
supplier assignment s is equal to sβ3 .
● On Xin ⊆ Dmσr the supplier assignment s is the composition of r identity
functions, hence the identity function.
● On Vout = Zout ⊆ Dmσ1 the supplier assignment s sends elements in each
s−1β (xi) to xi.
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So s is equal to sβ3 .
By Lemma 4.3.11 each σj for 1 ≤ j ≤ r is either a colored unit or an iterated
operadic composition of out-splits. Therefore, β3 = σ
1 ○ ⋯ ○ σr is either a colored
unit or an iterated operadic composition of out-splits. 
4.4. Summary of Chapter 4
(1) A wiring diagram with no input boxes and no delay nodes is generated by
the empty wiring diagram and a finite number of 1-wasted wires.
(2) Every wiring diagram ψ has a decomposition
ψ = π1 ○ β1 ○ β2 ○ β3 ○ ϕ
in which:
● π1 is generated by 1-loops;
● β1 is generated by 1-wasted wires;
● β2 is generated by in-splits;
● β3 is generated by out-splits;
● ϕ is either the empty wiring diagram or is generated by 2-cells and
1-delay nodes.
Chapter 5
Finite Presentation
Fix a class S, with respect to which theBoxS-colored operadWD of wiring diagrams
is defined (Theorem 2.3.11). The main purpose of this chapter is to establish finite
presentations for the operadWD ofwiring diagrams and its variantsWD● andWD0.
For the operadWD, our finite presentation means the following two statements.
(1) The 8 generating wiring diagrams (Def. 3.1.9) generate the operad WD.
This means that every wiring diagram can be expressed as a finite iterated
operadic composition involving only generating wiring diagrams.
(2) If awiring diagram can be operadically generated by the generatingwiring
diagrams in two different ways, then there exists a finite sequence of el-
ementary equivalences from the first iterated operadic composition to the
other one. An elementary equivalence is induced by either an elementary
relation (Def. 3.3.30) or an operad associativity/unity axiom for the gen-
erating wiring diagrams.
In Chapter 6 we will use these finite presentations to describe algebras over the op-
eradsWD,WD●, andWD0 in terms of finitely many generating structure maps and
generating axioms corresponding to the generating wiring diagrams and elemen-
tary relations. In Section 6.3 we will use the finite presentation for WD-algebras to
study the propagator algebra. In Section 6.7 we will use the finite presentation for
WD0-algebras to study the algebra of open dynamical systems.
In Section 5.1 we establish the first part of the finite presentation theorem for
WD by showing that every wiring diagram has a stratified presentation (Theorem
5.1.11). A stratified presentation (Def. 5.1.9) is a highly structured iterated operadic
composition of the generating wiring diagrams. The proof of the second part of the
finite presentation theorem also requires the use of stratified presentations.
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In Section 5.2 we establish the second part of the finite presentation theorem
forWD. We show that any two presentations of the same wiring diagram in terms
of generating wiring diagrams are connected by a finite sequence of elementary
equivalences (Theorem 5.2.11).
In Section 5.3 we establish a finite presentation for the operad WD● of wiring
diagrams without delay nodes, which we call normal wiring diagrams. Normal
wiring diagrams appeared in Spivak’s study of mode-dependent networks and
dynamical systems [Spi15, Spi15b].
In Section 5.4 we restrict further and establish a finite presentation for the op-
erad WD0 of wiring diagrams without delay nodes and whose supplier assign-
ments are bijections. We call them strictwiring diagrams. They appeared in [VSL15].
We will use strict wiring diagrams in Section 6.7 to study the algebra of open dy-
namical systems.
5.1. Stratified Presentation
In this section, we define a stratified presentation and show that every wiring dia-
gram has a stratified presentation (Theorem 5.1.11). We also need the concept of a
simplex to discuss generators and relations in the operadWD of wiring diagrams.
Motivation 5.1.1. In plain language, a simplex is a finite parenthesizedwordwhose
alphabets are generating wiring diagrams, in which each pair of parentheses has a
well defined associated ○i-composition. In particular, a simplex has a well defined
operadic composition. As we have seen in Chapter 3, it is often possible to express
a wiring diagram as an operadic composition of generating wiring diagrams in
multiple ways. In other words, a wiring diagram can have many different simplex
presentations. We now start to develop the necessary language to say precisely that
any two such simplex presentations of the same wiring diagram are equivalent in
some way.
Definition 5.1.2. Suppose n ≥ 1. An n-simplex Ψ and its composition ∣Ψ∣ ∈ WD are
defined inductively as follows.
(1) A 1-simplex is a generating wiring diagram (Def. 3.1.9) ψ. Its composition∣ψ∣ is defined as ψ itself.
(2) Suppose n ≥ 2 and that k-simplices for 1 ≤ k ≤ n − 1 and their compositions
in WD are already defined. An n-simplex is a tuple Ψ = (ψ, i,φ) consisting
of
● an integer i ≥ 1,
● a p-simplex ψ for some p ≥ 1, and
● a q-simplex φ for some q ≥ 1
such that:
(i) p + q = n;
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(ii) the operadic composition
∣Ψ∣ def== ∣ψ∣ ○i ∣φ∣ (5.1.2.1)
is defined inWD (Def. 2.3.4).
The wiring diagram ∣Ψ∣ in (5.1.2.1) is the composition of Ψ.
A simplex inWD is an m-simplex in WD for some m ≥ 1. We say that a simplex Ψ is
a presentation of the wiring diagram ∣Ψ∣.
Notation 5.1.3. To simplify notations, we will sometimes use the right side of
(5.1.2.1) to denote a simplex. To simplify notations even further, we may even just
list the generating wiring diagrams (ψ1, . . . ,ψn) in a simplex in the order in which
they appear in the composition (5.1.2.1), omitting all the pairs of parentheses and
the operadic compositions from the notations.
Remark 5.1.4. In Def. 5.1.2 we could have made the definition for a general operad
O other thanWD, using a specified collection of elements in O in place of the gener-
ating wiring diagrams. Such a definition would be useful in discussing generators
and relations in a general operad O.
In the next three Examples, every ψi denotes a generating wiring diagram, and
we will use Notation 5.1.3.
Example 5.1.5. A 2-simplex has the form (ψ1, i,ψ2), which we abbreviate to ψ1 ○i ψ2,
for some integer i ≥ 1. For instance, suppose d ∈ S, and X is the box with Xin = {d} =
Xout. Suppose Y is an arbitrary box. Then there is a 2-simplex
(θX,Y, 1, δd)
in which θX,Y is a 2-cell (Def. 3.1.4) and δd is a 1-delay node (Def. 3.1.2). Its compo-
sition θX,Y ○1 δd is the wiring diagram
d
Y
θX,Y ○1 δd
inWD(X∐YY ) with one delay node.
Example 5.1.6. A 3-simplex is an iterated operadic composition in WD of the form
(ψ1 ○i ψ2) ○j ψ3 or ψ1 ○i (ψ2 ○j ψ3)
for some integers i, j ≥ 1. Once again these are really abbreviations for the 3-
simplices
((ψ1, i,ψ2) , j,ψ3) or (ψ1, i, (ψ2, j,ψ3)).
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For instance, continuing the example above, suppose λX∐Y,d ∈ WD( YX∐Y) is a 1-loop
(Def. 3.1.5). Then there is a 3-simplex
(λX∐Y,d, 1, (θX,Y, 1, δd))
whose composition λX∐Y,d ○1 (θX,Y ○1 δd) is the wiring diagram
d
Y
inWD(YY)with one delay node.
Example 5.1.7. A 4-simplex is an iterated operadic composition in WD of the form
((ψ1 ○i ψ2) ○j ψ3) ○k ψ4, (ψ1 ○i (ψ2 ○j ψ3)) ○k ψ4, (ψ1 ○i ψ2) ○j (ψ3 ○k ψ4),
ψ1 ○i ((ψ2 ○j ψ3) ○k ψ4), or ψ1 ○i (ψ2 ○j (ψ3 ○k ψ4))
for some integers i, j, k ≥ 1. For instance, continuing the previous example, suppose
Yout = {y} and Z is a box such that Zout = {z, z′} with v(z) = v(z′) = v(y) and that
Z/(z = z′) = Y. Suppose σZ,z,z′ ∈ WD(ZY) is an out-split (Def. 3.1.7). Then there is a
4-simplex
(σZ,z,z′ , 1, (λX∐Y,d, 1, (θX,Y , 1, δd)))
whose composition
σZ,z,z
′
○1 (λX∐Y,d ○1 (θX,Y ○1 δd))
is the wiring diagram
d
y
z
z′
Y
inWD(ZY) with one delay node.
In Section 5.2 we will show that any two presentations of the same wiring dia-
gram are equivalent in a certain way. For this purpose, we will need a more struc-
tured kind of presentation.
Motivation 5.1.8. If we think of a simplex as a parenthesized word whose alpha-
bets are generating wiring diagrams, then the stratified simplex in the next defini-
tion is a word where the same alphabets must occur in a consecutive string. For
example, all the 1-loops must occur together as a string (λ1, . . . ,λn). Furthermore,
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we can even insist that these strings for different types of generating wiring dia-
grams occur in a specific order, with name changes and 1-loops at the top and with
1-delay nodes and 2-cells at the bottom.
Definition 5.1.9. A stratified simplex inWD is a simplex inWD (Def. 5.1.2) of one of
the following two forms, where Notation 5.1.3 is used:
(1) (ω, ǫ), where:
● ω is a possibly empty string of 1-wasted wires (Def. 3.1.8);
● ǫ is the empty wiring diagram (Def. 3.1.1).
(2) (τ,λ,ω,σ
∗
,σ∗, θ, δ), where:
● τ is a name change (Def. 3.1.3);
● λ is a possibly empty string of 1-loops (Def. 3.1.5);
● ω is a possibly empty string of 1-wasted wires;
● σ
∗
is a possibly empty string of in-splits (Def. 3.1.6);
● σ∗ is a possibly empty string of out-splits (Def. 3.1.7);
● θ is a possibly empty string of 2-cells (Def. 3.1.4);
● δ is a possibly empty string of 1-delay nodes (Def. 3.1.2).
We call these stratified simplices of type (1) and of type (2), respectively. If Ψ is a
stratified simplex, then we call it a stratified presentation of the wiring diagram ∣Ψ∣.
Remark 5.1.10. Stratified simplices of type (1) and of type (2) are mutually exclu-
sive. Indeed, the composition of a stratified simplex of type (1) has no input boxes
and no delay nodes. On the other hand, the composition of a stratified simplex of
type (2) either has at least one input box or at least one delay node or both.
Using the decompositions in the previous Chapter, we now observe that the
generatingwiring diagrams generate the operadWD ofwiring diagrams in a highly
structured way.
Theorem 5.1.11. Every wiring diagram has a stratified presentation (Def. 5.1.9).
Proof. Suppose ψ ∈WD(YX) is a general wiring diagram as in Assumption 4.1.1 with
input boxes X = (X1, . . . ,XN) and delay nodes DNψ = {d1, . . . , dr}. Recall Notation
3.3.1 for (iterated) ○1.
If N = r = 0, then ψ has a stratified presentation of type (1) by Lemma 4.1.3.
Next suppose N + r ≥ 1. We use the decomposition ψ = α ○ ϕ (4.1.7.1) and show
that ψ has a stratified presentation of type (2) using the following observations.
(1) If N + r = 1, then ϕ is either a colored unit, which can be ignored in a
simplex by Lemma 2.3.6, or a 1-delay node by Lemma 4.1.8.
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(2) If N + r ≥ 2, then ϕ has a stratified presentation (θ, δ) consisting of 2-cells
and 1-delay nodes by Lemma 4.1.10 and by the equivalence between γ and
the ○i-compositions (2.1.12.1).
(3) By definition α (4.1.6.1) has one input box and no delay nodes. There is
a decomposition α = π1 ○ π2 by Lemma 4.2.6. The outer wiring diagram
π1 is either a colored unit or has a stratified presentation (λ) consisting of
1-loops by Lemma 4.2.7.
(4) Furthermore, by Lemma 4.3.5 there is a decomposition π2 = β1 ○ β2 ○ β3 in
which:
● β1 is a colored unit or has a stratified presentation (ω) consisting of
1-wasted wires by Lemma 4.3.6.
● β2 is a colored unit or has a stratified presentation (σ∗) consisting of
in-splits by Lemma 4.3.9.
● β3 is a colored unit or has a stratified presentation (σ∗) consisting of
out-splits by Lemma 4.3.12.
Using the decomposition
ψ = π1 ○ β1 ○ β2 ○ β3 ○ ϕ
together with Convention 4.2.4, we obtain the desired stratified presentation of
type (2) for ψ when N + r ≥ 1. 
5.2. Finite Presentation for Wiring Diagrams
The purpose of this section is to establish the second part of the finite presenta-
tion theorem for the operad WD. First we define precisely what it means for two
presentations of the same wiring diagram to be related to each other. Recall the
28 elementary relations (Def. 3.3.30) and the definition of a colored operad (Def.
2.1.10). In what follows, we will regard each operad associativity or unity axiom as
an equality. We remind the reader of Notation 5.1.3 regarding simplices inWD.
Motivation 5.2.1. Recall that a simplex is essentially a parenthesized word whose
alphabets are generating wiring diagrams. In the next definition, we develop the
precise concept through which one simplex presentation of a wiring diagram may
be replaced by another. We only allow replacement of strings within a simplex
corresponding to either one of the 28 elementary relations or an operad associativ-
ity/unity axiom. When such a replacement within a simplex is possible, we say
that the two simplices are elementarily equivalent.
Definition 5.2.2. Suppose Ψ is an n-simplex inWD as in Def. 5.1.2.
(1) A subsimplex of Ψ is a simplex inWD defined inductively as follows.
● If Ψ is a 1-simplex, then a subsimplex of Ψ is Ψ itself.
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● Suppose n ≥ 2 and Ψ = (ψ, i,φ) for some i ≥ 1, p-simplex ψ, and q-
simplex φ with p + q = n. Then a subsimplex of Ψ is
– a subsimplex of ψ,
– a subsimplex of φ, or
– Ψ itself.
If Ψ′ is a subsimplex of Ψ, then we write Ψ′ ⊆ Ψ.
(2) An elementary subsimplex Ψ′ of Ψ is a subsimplex of one of two forms:
(i) Ψ′ is one side (either left or right) of a specified elementary relation
(Def. 3.3.30).
(ii) Ψ′ is one side (either left or right) of a specified operad associativity
or unity axiom–(2.1.10.3), (2.1.10.4), (2.1.10.5), or (2.1.10.6)–involving
only the generating wiring diagrams (Def. 3.1.9).
(3) Suppose Φ is another simplex in WD. Then Ψ and Φ are said to be equiva-
lent if their compositions are equal; i.e., ∣Ψ∣ = ∣Φ∣ ∈WD.
(4) Suppose:
● Ψ′ ⊆ Ψ is an elementary subsimplex corresponding to one side of
R, which is either an elementary relation or an operad associativ-
ity/unity axiom for the generating wiring diagrams.
● Ψ” is the simplex given by the other side of R.
● Ψ1 is the simplex obtained from Ψ by replacing the subsimplex Ψ′ by
Ψ”.
We say that Ψ and Ψ1 are elementarily equivalent. Note that elementarily
equivalent simplices are also equivalent.
(5) If Ψ and Φ are elementarily equivalent, we write Ψ ∼ Φ and call this an
elementary equivalence.
(6) Suppose Ψ0, . . . ,Ψr are simplices for some r ≥ 1 and that there exist ele-
mentary equivalences
Ψ0 ∼ Ψ1 ∼ ⋯ ∼ Ψr .
Then we say that Ψ0 and Ψr are connected by a finite sequence of elementary
equivalences. Note that in this case Ψ0 and Ψr are equivalent.
Remark 5.2.3. In the definition of an elementary subsimplex and an elementary
equivalence, we did not use the operad equivariance axiom (2.1.10.7). The rea-
son is that the associativity and commutativity properties of 2-cells–namely, the
elementary relations (3.3.9.1) and (3.3.10.1)–are enough to guarantee the operad
equivariance axiom involving only the generating wiring diagrams.
Example 5.2.4. In a 3-simplex (ψ1 ○i ψ2) ○j ψ3, both
(ψ1,ψ2) = ψ1 ○i ψ2 and (ψ1,ψ2,ψ3) = (ψ1 ○i ψ2) ○j ψ3
are subsimplices. However, (ψ2,ψ3) is not a subsimplex.
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Example 5.2.5. A given wiring diagram may have many different equivalent pre-
sentations. For example, suppose X ∈ BoxS. Then the 1-simplex consisting of the
X-colored unit 1X (2.3.2.1) is elementarily equivalent to:
(1) the 2-simplex θX,∅ ○2 ǫ by (3.3.8.1);
(2) the 3-simplex (λZ,x) ○ (ωZ,x1) ○ (σY,x1,x2) by (3.3.20.1);
(3) the 2-simplex (σY,x,y) ○ (ωY,y) by (3.3.25.1).
Any two of these three simplices are connected by a finite sequence of elemen-
tary equivalences. Note that elementarily equivalent simplices may have different
lengths.
Example 5.2.6. Suppose:
● θX,Y ∈WD(X∐YX,Y ) is a 2-cell (Def. 3.1.4).
● θV,W ∈WD( XV,W) is a 2-cell with X = V ∐W ∈ BoxS.
● σT,t1,t2 ∈WD(YT) is an in-split (Def. 3.1.6).
Then the 3-simplices
(θX,Y ○1 θV,W) ○3 σT,t1,t2 and (θX,Y ○2 σT,t1,t2) ○1 θV,W
are elementarily equivalent by the horizontal associativity axiom (2.1.10.3). This
elementary equivalence expresses the fact that the wiring diagram
V
W
T
Xin Xout
Yin Yout
can be created from θX,Y by substituting in the two gray boxes in either order.
Convention 5.2.7. In what follows, to simplify the presentation, elementary equiv-
alences corresponding to an operad associativity/unity axiom–(2.1.10.3), (2.1.10.4),
(2.1.10.5), or (2.1.10.6)–for the generating wiring diagrams will often be applied
tacitly wherever necessary. For instance, an elementary equivalence given by re-
placing one of the 3-simplices in Example 5.2.6 by the other one will often not be
mentioned explicitly.
Our next goal is to show that any two equivalent simplices are connected by
a finite sequence of elementary equivalences. In other words, with respect to the
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generating wiring diagrams, the 28 elementary relations and the operad associa-
tivity/unity axioms–(2.1.10.3), (2.1.10.4), (2.1.10.5), and (2.1.10.6)–for the generat-
ing wiring diagrams generate all the relations in WD. During the first reading, the
reader may wish to skip the proofs of the following three Lemmas.
The first step is to show that every simplex is connected to a stratified simplex
in the following sense.
Lemma 5.2.8. Every simplex is either a stratified simplex or is connected to an equivalent
stratified simplex by a finite sequence of elementary equivalences (Def. 5.2.2).
Proof. Using Notation 5.1.3 suppose Ψ = (ψ1, . . . ,ψn) is a simplex with composi-
tion ∣Ψ∣ = ψ ∈WD(YX) as in Assumption 4.1.1. So ψ has input boxes X = (X1, . . . ,XN)
and delay nodes DNψ = {d1, . . . , dr}. Suppose Ψ is not a stratified simplex. We will
show that Ψ is connected to an equivalent stratified simplex by a finite sequence of
elementary equivalences.
Using the five elementary relations (3.3.3.1)–(3.3.7.1), first wemove all the name
changes (Def. 3.1.3) in Ψ, if there are any, to the left. Then we use the elementary
relation (3.3.2.1) repeatedly to compose them down into one name change. There-
fore, after a finite sequence of elementary equivalences, we may assume that there
is at most one name change in Ψ, which is the left-most entry. If there are further
elementary equivalences later that create name changes, we will perform the same
procedure without explicitly mentioning it.
The empty wiring diagram ǫ ∈ WD(∅) (Def. 3.1.1) and the 1-delay nodes δd ∈
WD(d) (Def. 3.1.2) have no input boxes, so no operadic composition of the forms ǫ○i
− or δd ○i − can be defined. Therefore, after a finite sequence of elementary equiv-
alences corresponding to the horizontal associativity axiom (2.1.10.3), we may as-
sume that Ψ has the form
(τ,Ψ1, ǫ, δ)
in which:
● τ is a name change;
● all the 1-delay nodes δ are at the right-most entries;
● all the empty wiring diagrams ǫ are just to their left;
● Ψ1 is either empty or is a subsimplex involving 2-cells (Def. 3.1.4), 1-loops
(Def. 3.1.5), in-splits (Def. 3.1.6), out-splits (Def. 3.1.7), and 1-wasted wires
(Def. 3.1.8).
Next we use the elementary relations (3.3.11.1)–(3.3.14.1) to move all the 2-cells
in Ψ to just the left of ǫ. Then we use the elementary relations (3.3.16.1)–(3.3.18.1)
to move all the remaining 1-loops to just the right of the name change τ. After that,
we use the elementary relations (3.3.24.1) and (3.3.28.1) to move all the 1-wasted
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wires to just the right of the 1-loops. Then we use the elementary relation (3.3.23.1)
to move all the in-splits to just the right of the 1-wasted wires. So after a finite
sequence of elementary equivalences, we may assume that the simplex Ψ has the
form
(τ,λ,ω,σ
∗
,σ∗, θ, ǫ, δ). (5.2.8.1)
If the string ǫ of empty wiring diagrams is empty, then we are done because this is
now a stratified simplex of type (2).
So suppose the string ǫ in (5.2.8.1) is non-empty. Using finitely many elemen-
tary equivalences corresponding to the elementary relations (3.3.8.1)–(3.3.10.1), we
may cancel all the unnecessary empty wiring diagrams in (5.2.8.1). If there are no
emptywiring diagrams left after the cancellation, then we have a stratified simplex
of type (2).
Suppose that, after the cancellation in the previous paragraph, the resulting
string ǫ is still non-empty. Then it must contain a single empty wiring diagram ǫ,
and there are no 2-cells θ and no 1-delay nodes δ in the resulting simplex Ψ. Since
the output box of ǫ is the empty box, the current simplex Ψ cannot have any 1-loops
λ, in-splits σ
∗
, or out-splits σ∗. Therefore, in this case the simplex (5.2.8.1) has the
form
(τ,ω, ǫ). (5.2.8.2)
There are now two cases. First suppose the string ω in (5.2.8.2) is empty. Since
the output box of ǫ is the empty box, in the simplex (τ, ǫ) the name change τ must
be the colored unit of the empty box. So by the left unity axiom (2.1.10.5), the
simplex (1∅, ǫ) is elementarily equivalent to the simplex (ǫ), which is a stratified
simplex of type (1).
Next suppose the string ω in (5.2.8.2) is non-empty. Using finitely many ele-
mentary equivalences corresponding to the elementary relation (3.3.7.1), the sim-
plex (5.2.8.2) is connected to a simplex of the form
(ω,τ, ǫ) (5.2.8.3)
with τ ○ ǫ as one of the operadic compositions. As in the previous case, the compo-
sition τ ○ ǫ forces τ to be the colored unit of the empty box. So the simplex (ω,1∅, ǫ)
in (5.2.8.3) is elementarily equivalent to the simplex (ω, ǫ), which is a stratified sim-
plex of type (1). 
The next step is to show that equivalent stratified simplices are connected. We
begin with stratified simplices of type (1).
Lemma 5.2.9. Any two equivalent stratified simplices of type (1) are either equal or are
connected by a finite sequence of elementary equivalences (Def. 5.2.2).
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Proof. Suppose Ψ1 = (ω1, ǫ) and Ψ2 = (ω2, ǫ) are equivalent stratified simplices
of type (1) with common composition ψ. Then ψ has no input boxes and no delay
nodes, and its output box contains only external wasted wires as in Lemma 4.1.3.
Each 1-wasted wire in each Ψi creates one external wasted wire in ψ. So the 1-
wasted wire strings ω1 and ω2 have the same length. It follows that the simplices
Ψ
1 and Ψ2 are connected by a finite sequence of elementary equivalences corre-
sponding to the elementary relation (3.3.29.1) and the vertical associativity axiom
(2.1.10.4). 
Lemma 5.2.10. Any two equivalent stratified simplices of type (2) are either equal or are
connected by a finite sequence of elementary equivalences (Def. 5.2.2).
Proof. The proof consists of a series of reductions. Suppose Ψ1 and Ψ2 are distinct
but equivalent stratified simplices of type (2) with common compositionψ ∈WD(YX).
Using elementary equivalences corresponding to
● the operad unity axioms (2.1.10.5) and (2.1.10.6),
● the elementary relations (3.3.8.1), (3.3.20.1), and (3.3.25.1) regarding col-
ored units, and
● other elementary relations thatmove the generatingwiring diagrams around
the simplices,
we may assume that there are no unnecessary generating wiring diagrams in these
stratified simplices. Here unnecessary refers to either a colored unit or generating
wiring diagrams whose (iterated) operadic composition is a colored unit.
The name change τ1 in Ψ1 has output boxY and input box uniquely determined
by ψ, and the same is true for the name change τ2 in Ψ2. It follows that τ1 is equal
to τ2. So we may assume that there are no name changes in the two stratified
simplices Ψi.
The string of delay nodes δi in each simplex Ψi represents the set of delay nodes
in ψ. Therefore, the two Ψi without their strings of delay nodes are also equivalent.
Moreover, if these simplices without delay nodes are connected by a finite sequence
of elementary equivalences, then so are the two Ψi themselves by the horizontal
associativity axiom (2.1.10.3). So we may assume that the wiring diagram ψ and
the two simplices Ψi have no delay nodes. At this stage, each stratified simplex Ψi
has the form
(λi,ωi,σi
∗
,σ∗i, θ i) .
The composition of the string of 2-cells ∣θ i∣ in each simplex Ψi has the same
input boxes as ψ. So using finitely many elementary equivalences corresponding
to the elementary relations (3.3.9.1) and (3.3.10.1), we may assume that the wiring
diagram ψ has only one input box and that the simplices Ψi have no 2-cells. At this
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stage, each stratified simplex Ψi has the form
(λi,ωi,σi
∗
,σ∗i) .
Observe that for each i ∈ {1, 2}, the string of 1-wasted wires ωi in the simplex
Ψ
i corresponds to precisely the set ψw
−
∐ψw
+
of external and internal wasted wires in
the wiring diagram ψ (Def. 2.2.13). Here an internal wasted wire in ψ is created by
applying a 1-loop to a 1-wasted wire as in (3.2.3.1). Therefore, using finitely many
elementary equivalences corresponding to the elementary relations (3.3.15.1) and
(3.3.18.1), we may assume that the wiring diagram ψ and the two simplices Ψi have
no 1-wasted wires. At this stage, each stratified simplex Ψi has the form
(λi,σi
∗
,σ∗i) .
Using finitely many elementary equivalences corresponding to the elementary
relation (3.3.19.1), we may assume that each loop element in the wiring diagram
ψ (Def. 4.2.1) corresponds to precisely one 1-loop λ in each simplex Ψi. At this
stage, the 1-loops in each simplex Ψi are in bijection with the loop elements in ψ.
Moreover, the two stratified subsimplices (σ1
∗
,σ∗1) ⊆ Ψ1 and (σ2
∗
,σ∗2) ⊆ Ψ2 are
equivalent. Therefore, using finitely many elementary equivalences corresponding
to the elementary relation (3.3.15.1), we may assume that the wiring diagram ψ
has no loop elements and that the simplices Ψi have no 1-loops. So each stratified
simplex Ψi now has the form
(σi
∗
,σ∗i) .
The two stratified subsimplices (σi
∗
) ⊆ Ψi of in-splits for i ∈ {1, 2} are also
equivalent. They are connected by a finite sequence of elementary equivalences
corresponding to the elementary relations (3.3.21.1) and (3.3.22.1). Likewise, the
stratified subsimplices (σ∗i) ⊆ Ψi of out-splits for i ∈ {1, 2} are connected by a
finite sequence of elementary equivalences corresponding to the elementary rela-
tions (3.3.26.1) and (3.3.27.1). So the two simplices Ψi are also connected by a finite
sequence of elementary equivalences. 
We are now ready for the finite presentation theorem for wiring diagrams. It
describes thewiring diagram operadWD (Theorem 2.3.11) in terms of finitelymany
generators and finitely many relations.
Theorem 5.2.11. Consider the operad WD of wiring diagrams.
(1) Every wiring diagram can be obtained from finitely many generating wiring dia-
grams (Def. 3.1.9) via iterated operadic compositions (Def. 2.1.10).
(2) Any two equivalent simplices are either equal or are connected by a finite sequence
of elementary equivalences (Def. 5.2.2).
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Proof. The first statement is a special case of Theorem 5.1.11. The second statement
is a combination of Remark 5.1.10, Lemma 5.2.8 twice, Lemma 5.2.9, and Lemma
5.2.10. 
5.3. Finite Presentation for Normal Wiring Diagrams
In this section, we establish a finite presentation theorem for the operad of wiring
diagrams without delay nodes. Such wiring diagrams are used in [Spi15, Spi15b]
to study mode-dependent networks and dynamical systems. Recall Def. 2.2.13,
Def. 2.2.15, and Convention 2.2.16 regarding wiring diagrams.
Definition 5.3.1. Fix a class S.
(1) A wiring diagram is said to be normal if its set of delay nodes is empty.
(2) The collection of normal wiring diagrams is denoted by WD●. If we want
to emphasize S, then we will writeWDS
●
.
Example 5.3.2. Among the 8 generating wiring diagrams (section 3.1):
(1) A 1-delay node δd (Def. 3.1.2) is not normal.
(2) The empty wiring diagram ǫ (Def. 3.1.1), a name change τX,Y (Def. 3.1.3),
a 2-cell θX,Y (Def. 3.1.4), a 1-loop λX,x (Def. 3.1.5), an in-split σX,x1,x2 (Def.
3.1.6), an out-split σY,y1 ,y2 (Def. 3.1.7), and a 1-wasted wire ωY,y (Def. 3.1.8)
are normal.
In particular, there is a proper inclusion WD● ⊊ WD. Furthermore, the 1-internal
wasted wire ωX,x (Def. 3.2.1) is normal.
Example 5.3.3. All the wiring diagrams that appear in the 28 elementary relations
(section 3.3) are normal.
Example 5.3.4. Among the wiring diagrams in Chapter 4:
(1) ϕ (4.1.5.1) is not normal, unless r = 0.
(2) ψ in (4.1.3.1), α (4.1.6.1), π1 (4.2.5.1), π2 (4.2.5.2), β1 (4.3.3.1), β2 (4.3.3.2),
and β3 (4.3.3.3) are normal.
Proposition 5.3.5. With respect to
● the equivariant structure in Def. 2.3.1,
● the colored units in Def. 2.3.2, and
● the ○i-compositions in Def. 2.3.4,
WD● is a BoxS-colored operad, called the operad of normal wiring diagrams.
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Proof. We can reuse the proof of Theorem2.3.11–thatWD is aBoxS-colored operad–
as long as we know that the relevant structure is well-defined inWD●.
The collectionWD● is closed under the equivariant structure map (2.3.1.1). Fur-
thermore, each colored unit 1Y (2.3.2.1) is inWD●.
Suppose both ϕ and ψ are normal wiring diagrams such that ϕ ○i ψ ∈ WD is
defined. Then ϕ ○i ψ is also normal because
DNϕ○iψ = DNϕ ∐DNψ = ∅.
Therefore, Lemmas 2.3.6, 2.3.8, and 2.3.10 all apply to WD● to show that it is an
operad. 
Our next objective is to obtain a version of the finite presentation theorem for
WD●. For this purpose, we will use the following definitions.
Definition 5.3.6. Consider the operadWD● of normal wiring diagrams.
(1) A normal generating wiring diagram is a generating wiring diagram (Def.
3.1.9) except for 1-delay nodes δd (Def. 3.1.2).
(2) A normal simplex is defined as in Def. 5.1.2 using normal generating wiring
diagrams andWD● in place ofWD.
(3) A normal stratified simplex and a normal stratified presentation are defined
as in Def. 5.1.9 with WD● in place of WD, except that a normal stratified
simplex of type (2) has the form (τ,λ,ω,σ
∗
,σ∗, θ).
(4) All of Def. 5.2.2 is repeated with normal generating wiring diagrams and
WD● in place ofWD.
The following result is the finite presentation theorem for normal wiring dia-
grams.
Theorem 5.3.7. Consider the operad WD● of normal wiring diagrams.
(1) Every normal wiring diagram has a normal stratified presentation.
(2) Every normal wiring diagram can be obtained from finitely many normal gener-
ating wiring diagrams via iterated operadic compositions (Def. 2.1.10).
(3) Any two equivalent normal simplices are connected by a finite sequence of ele-
mentary equivalences (Def. 5.2.2).
Proof. For statement (1), we reuse the proof of Theorem 5.1.11 while assuming
r = 0. Statement (2) is a special case of statement (1).
For statement (3) we reuse the proof of Theorem 5.2.11(2). In other words, we
simply reuse the proofs of Lemma 5.2.8, Lemma 5.2.9, and Lemma 5.2.10 while
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assuming r = 0 throughout. The key observation is that, for normal simplices,
elementary equivalences as in Def. 5.2.2 involve either:
● elementary relations (Def. 3.3.30), none of which involves delay nodes, or
● an operad associativity or unity axiom–(2.1.10.3), (2.1.10.4), (2.1.10.5), or
(2.1.10.6)–for the normal generating wiring diagrams.
So in the WD● versions of these Lemmas, we simply ignore all the delay nodes in
the original proofs. 
5.4. Finite Presentation for Strict Wiring Diagrams
In this section, we establish a finite presentation theorem for the operad of strict
wiring diagrams. Such wiring diagrams are used in [VSL15] to study open dy-
namical systems.
Definition 5.4.1. Fix a class S.
(1) A wiring diagram (Def. 2.2.15) is said to be strict if
(i) it is normal (Def. 5.3.1) and
(ii) its supplier assignment is a bijection.
(2) The collection of strict wiring diagrams is denoted by WD0. If we want to
emphasize S, then we will writeWDS0 .
Remark 5.4.2. What we call a strict wiring diagram is simply called a wiring di-
agram in [VSL15] (Def. 3.5). In [VSL15] (Remark 2.7) S is a set of representa-
tives of isomorphism classes of second-countable smooth manifolds. The non-
instantaneity requirement (2.2.13.2) in this case is called the no passing wires re-
quirement in [VSL15]. As noted in [VSL15] (Remark 3.6), strictness implies the
non-existence of external wasted wires, internal wasted wires (Def. 2.2.13), and
split wires, i.e., multiple (at least two) demand wires having the same supply wire.
So strict wiring diagrams are much simpler than a general wiring diagram.
Example 5.4.3. Among the 8 generating wiring diagrams (section 3.1):
(1) A 1-delay node δd (Def. 3.1.2) is not normal (Def. 5.3.1), hence also not
strict.
(2) The empty wiring diagram ǫ (Def. 3.1.1), a name change τX,Y (Def. 3.1.3),
a 2-cell θX,Y (Def. 3.1.4), and a 1-loop λX,x (Def. 3.1.5) are strict.
(3) An in-split σX,x1,x2 (Def. 3.1.6), an out-split σ
Y,y1,y2 (Def. 3.1.7), and a 1-
wasted wire ωY,y (Def. 3.1.8) are normal but not strict.
In particular, there are proper inclusions WD0 ⊊ WD● ⊊ WD. Furthermore, the
1-internal wasted wire ωX,x (Def. 3.2.1) is normal but not strict.
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Example 5.4.4. Among the wiring diagrams that appear in the 28 elementary rela-
tions (section 3.3):
(1) (3.3.2.1), (3.3.3.1), (3.3.4.1), (3.3.8.1), (3.3.9.1), (3.3.10.1), (3.3.11.1), (3.3.15.1),
(3.3.20.1), and (3.3.25.1) are strict wiring diagrams.
(2) The other 18 are normal but not strict.
(3) Only (3.3.2.1), (3.3.3.1), (3.3.4.1), (3.3.8.1), (3.3.9.1), (3.3.10.1), (3.3.11.1), and
(3.3.15.1) involve only strict wiring diagrams on both sides. Indeed, both
(3.3.20.1) and (3.3.25.1) involve a 1-wasted wire, which is not strict.
Example 5.4.5. Among the wiring diagrams in Chapter 4:
(1) ψ in (4.1.3.1) is normal but not strict.
(2) α (4.1.6.1), π2 (4.2.5.2), β1 (4.3.3.1), β2 (4.3.3.2), and β3 (4.3.3.3) are normal
but not strict in general.
(3) π1 (4.2.5.1) is a strict wiring diagram by Lemma 4.2.7.
Proposition 5.4.6. With respect to
● the equivariant structure in Def. 2.3.1,
● the colored units in Def. 2.3.2, and
● the ○i-compositions in Def. 2.3.4,
WD0 is a BoxS-colored operad, called the operad of strict wiring diagrams.
Proof. The argument is essentially identical to the proof of Prop. 5.3.5 with a minor
modification. Suppose both ϕ and ψ are strict wiring diagrams such that ϕ ○i ψ ∈
WD is defined. Then ϕ ○i ψ is also strict. Indeed, we already know that it is normal.
Next, one can check directly from the definition of the supplier assignment sϕ○iψ
(2.3.4.1) that it is a bijection because, in all cases, it is defined as a composition of
the bijections sϕ and sψ. Therefore, Lemmas 2.3.6, 2.3.8, and 2.3.10 all apply toWD0
to show that it is an operad. 
Our next objective is to obtain a version of the finite presentation theorem for
WD0. For this purpose, we will use the following definitions.
Definition 5.4.7. Consider the operadWD0 of strict wiring diagrams.
(1) A strict generating wiring diagram means the empty wiring diagram ǫ (Def.
3.1.1), a name change τX,Y (Def. 3.1.3), a 2-cell θX,Y (Def. 3.1.4), or a 1-loop
λX,x (Def. 3.1.5).
(2) A strict simplex is defined as in Def. 5.1.2 using strict generating wiring
diagrams andWD0 in place ofWD.
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(3) A strict stratified simplex is a stratified simplex (Def. 5.1.9) of the form (ǫ)
or (τ,λ, θ).
(4) If Ψ is a strict stratified simplex, then we call it a strict stratified presentation
of the strict wiring diagram ∣Ψ∣.
(5) A strict elementary relation means one of the 8 elementary relations that in-
volve only strict wiring diagrams on both sides, namely, (3.3.2.1), (3.3.3.1),
(3.3.4.1), (3.3.8.1), (3.3.9.1), (3.3.10.1), (3.3.11.1), and (3.3.15.1). See Example
5.4.4.
(6) All of Def. 5.2.2 is repeated withWD0 in place of WD using strict generat-
ing wiring diagrams, strict simplices, and strict elementary relations. The
resulting notions are called strict elementary equivalences, and so forth.
The following result is the finite presentation theorem for strict wiring dia-
grams.
Theorem 5.4.8. Consider the operad WD0 of strict wiring diagrams.
(1) Every strict wiring diagram has a strict stratified presentation.
(2) Every strict wiring diagram can be obtained from finitely many strict generating
wiring diagrams via iterated operadic compositions (Def. 2.1.10).
(3) Any two equivalent strict simplices are connected by a finite sequence of strict
elementary equivalences.
Proof. As in the proof of Theorem 5.3.7, for statement (1), we reuse the proof of
Theorem 5.1.11 while assuming the wiring diagram ψ is strict. In this case, ψ is
either the empty wiring diagram ǫ or has a decomposition (using (4.1.7.1) and
(4.2.6.1))
ψ = π1 ○π2 ○ ϕ
in which π2 (4.2.5.2) is a name change. The desired strict stratified presentation
follows from Convention 4.2.4 and the facts that:
● π1 is either a colored unit or has a stratified presentation (λ) by Lemma
4.2.7;
● ϕ is either a colored unit or has a stratified presentation (θ) by Lemma
4.1.10.
Statement (2) is a special case of statement (1).
For statement (3) we use the strict versions of the proofs of Lemma 5.2.8, Lemma
5.2.9, and Lemma 5.2.10. The key observation is that, in this case, only strict gener-
ating wiring diagrams and strict elementary equivalences are used in these proofs.

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5.5. Summary of Chapter 5
(1) A simplex in WD is a finite non-empty parenthesized word of generating
wiring diagrams in which each pair of parentheses is equipped with an
operadic ○i-composition.
(2) A stratified simplex inWD is a simplex of one of the following two forms.
● (ω, ǫ)
● (τ,λ,ω,σ
∗
,σ∗, θ, δ)
(3) Every wiring diagram has a stratified presentation.
(4) Two simplices are elementarily equivalent if one can be obtained from the
other by replacing a subsimplex Ψ′ by an equivalent simplex Ψ′′ such that∣Ψ′∣ = ∣Ψ′′∣ is either one of the twenty-eight elementary relations in WD or
an operad associativity/unity axiom involving only the eight generating
wiring diagrams.
(5) Any two simplex presentations of a given wiring diagram are connected
by a finite sequence of elementary equivalences.
(6) A normal wiring diagram is a wiring diagram with no delay nodes.
(7) The operadWD● of normal wiring diagrams satisfies a finite presentation
theorem involving the seven normal generating wiring diagrams and the
twenty-eight elementary relations.
(8) A strict wiring diagram is a wiring diagram with no delay nodes and
whose supplier assignment is a bijection.
(9) The operad WD0 of strict wiring diagrams satisfies a finite presentation
theorem involving the four strict generatingwiring diagrams and the eight
strict elementary relations.
Chapter 6
Finite Presentation for
Algebras over Wiring
Diagrams
Themain purpose of this chapter is to provide finite presentations for algebras over
the operads WD (Theorem 2.3.11), WD● (Prop. 5.3.5), and WD0 (Prop. 5.4.6). The
advantage of such a finite presentation is that sometimes the general structure map
of an operad algebra can be a bit difficult to write down and understand. On the
other hand, our generating structuremaps and generating axioms are all fairly easy
to write down and understand, as we will illustrate with examples in Sections 6.3,
6.5, and 6.7.
In Section 6.1 we recall the basics of algebras over an operad.
In Section 6.2 we first define a WD-algebra in terms of 8 generating structure
maps and 28 generating axioms corresponding to the generating wiring diagrams
(Def. 3.1.9) and the elementary relations (Def. 3.3.30), respectively. Then we ob-
serve that this finite presentation for aWD-algebra is in fact equivalent to the gen-
eral definition of a WD-algebra (Theorem 6.2.2). This is an application of the finite
presentation theorem for the operadWD (Theorem 5.2.11).
In Section 6.3 we provide a finite presentation for the WD-algebra called the
propagator algebra. In its original form, the propagator algebra was the main ex-
ample in [RS13].
In Section 6.4 we observe that algebras over the operad WD● of normal wiring
diagrams have a similar finite presentation with 7 generating structure maps and
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28 generating axioms. In Section 6.5 we provide a finite presentation for theWD●-
algebra called the algebra of discrete systems. In its original form, this algebra was
one of the main examples in [Spi15b].
In Section 6.6 we observe that algebras over the operad WD0 of strict wiring
diagrams admit a finite presentation with 4 generating structure maps and 8 gen-
erating axioms. In Section 6.7 we provide a finite presentation for theWD0-algebra
called the algebra of open dynamical systems. In its original form, this algebra was
one of the main examples in [VSL15].
6.1. Operad Algebras
Let us first recall the definition of an algebra over an operad. The following def-
inition can be found in [Yau16] (Def. 13.2.3). In its original 1-colored topological
form, it was first given in [May72]. Fix a class S as before.
Motivation 6.1.1. One can think of an algebra over an operad as a generalization of
a module over a ring. Given a ring R, a left R-module M is equippedwith structure
maps r ∶ M // M for each element r ∈ R that satisfy some axioms. In particular,
these structure maps are associative in the sense that
(r1r2)(m) = r1(r2m)
for r1, r2 ∈ R and m ∈ M. Furthermore, the multiplicative unit 1R of R acts as
the identity map, so 1R(m) = m. For algebras over an operad, there is also an
equivariance axiom because operads can model operations with multiple inputs.
Definition 6.1.2. Suppose (O,1,γ) is an S-colored operad as in Def. 2.1.3. An O-
algebra is a pair (A,µ) consisting of the following data.
(1) For each c ∈ S, A is equipped with a class Ac called the c-colored entry of A.
(2) For each d ∈ S, c = (c1, . . . , cn) ∈ Prof(S), and ζ ∈ O(dc), A is equipped with a
structure map
Ac
def== n∏
i=1
Aci
µζ
// Ad (6.1.2.1)
in which an empty product, for the case n = 0, means the one-point set {∗}.
This data is required to satisfy the following associativity, unity, and equivariance
axioms.
Associativity: Suppose (dc) ∈ Prof(S) × S is as above with n ≥ 1, ζ0 ∈ O(dc),
ζi ∈ O(cibi) for each 1 ≤ i ≤ n with bi ∈ Prof(S), and b = (b1, . . . , bn) as in
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(2.1.3.2). Write ζ = γ(ζ0; ζ1, . . . , ζn) ∈ O(db). Then the diagram
Ab
µζ
//
=

Ad
Ab1 ×⋯× Abn
∏µζi
// Ac1 ×⋯× Acn = Ac
µζ0
OO
(6.1.2.2)
is commutative.
Unity: For each c ∈ S, the structure map
Ac
µ1c
// Ac (6.1.2.3)
is the identity map, where 1c ∈ O(cc) is the c-colored unit of O.
Equivariance: Suppose ζ ∈ O(dc) as in (6.1.2.1), σ ∈ Σn, and ζσ ∈ O( dcσ) is the
image of ζ under the right action (2.1.3.1). Then the diagram
Ac
µζ

σ−1
// Acσ
µζσ

Ad
=
// Ad
(6.1.2.4)
is commutative. Here the top σ−1 permutes the factors of Ac from the left,
and cσ = (cσ(1), . . . , cσ(n)).
To simplify the notations, we will sometimes denote an O-algebra by just A and
denote the structure map µζ by ζ.
Just as operads can be equivalently expressed in terms of the ○i-compositions
(Prop. 2.1.12), so can operad algebras.
Definition 6.1.3. Suppose (O,1, ○) is an S-colored operad as in Def. 2.1.10. An O-
algebra (A,µ) is defined exactly as in Def. 6.1.2 except that the associativity axiom
(6.1.2.2) is replaced by the following axiom.
Associativity: Suppose:
● d ∈ S, c = (c1, . . . , cn) ∈ Prof(S)with n ≥ 1, and 1 ≤ i ≤ n;
● b ∈ Prof(S) and c ○i b as in (2.1.10.2);
● ζ ∈ O(dc), ξ ∈ O(cib), and ζ ○i ξ ∈ O( dc○ib).
Then the diagram
Ac○ib
=

µζ○iξ
// Ad
A(c1,...,ci−1) × Ab × A(ci+1,...,cn)
(Id,µξ ,Id)
// A(c1,...,ci−1) × Aci × A(ci+1,...,cn) = Ac
µζ
OO
(6.1.3.1)
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is commutative.
Notation 6.1.4. To simplify the notations, we will sometimes denote the structure
map µζ by ζ. We will also write the composition in the diagram (6.1.3.1) as µζ ○i µξ ,
called the ○i-composition of µζ and µξ . So this associativity axiom states that
µζ○iξ = µζ ○i µξ .
In other words, the structure map of the ○i-composition ζ ○i ξ is the ○i-composition
of the structure maps corresponding to ζ and ξ.
Using the associativity and the unity axioms in Def. 2.1.3 and Def. 2.1.10, it is
not hard to check that Def. 6.1.2 and Def. 6.1.3 are in fact equivalent. A proof of
this equivalence can be found in [Yau16] (Prop. 16.7.8 and Exercises 10 and 11 in
Chapter 16).
Remark 6.1.5. In Def. 6.1.2 and Def. 6.1.3, each entry of an operad algebra has no
structure beyond being a class. We could have just as easily defined operad alge-
bras in a symmetric monoidal category, which is in fact the setting in [Yau16] (Def.
13.2.3). One simply replaces the product with the symmetric monoidal product
and the one-point set with the monoidal unit. However, to keep the presentation
simple, we chose to define operad algebras whose entries are just classes. This is
sufficient for the main examples in Sections 6.3, 6.5, and 6.7.
Example 6.1.6 (Monoid Modules). Suppose (A,µ, 1) is a monoid (Example 2.1.6).
Recall that a left A-module is a set M equipped with a structure map a ∶ M // M
for each a ∈ A that is associative and unital. Associativity means (ab)m = a(bm)
for a, b ∈ A and m ∈ M. Unity means 1m = m for m ∈ M. If we regard A as a 1-
colored operad O concentrated in arity 1 as in Example 2.1.6, then left A-modules
yield O-algebras in the sense of Def. 6.1.2. The only slight difference between a
left A-module and an O-algebra is that the former has an underlying set, while the
latter is allowed to have an underlying class.
Example 6.1.7 (Associative and Commutative Monoids). This is a continuation of
Example 2.1.7.
(1) For the associative operad As, an As-algebra with an underlying set is ex-
actly a monoid.
(2) For the commutative operad Com, a Com-algebra with an underlying set
is exactly a monoid whose multiplication is commutative.
Example 6.1.8 (Traffic Spaces and Probability Spaces). This is a continuation of
Example 2.1.8, where we discussed the graph operation operad GrOp. Here we
consider GrOp-algebras in the category of complex vector spaces; see Remark 6.1.5.
In particular, a GrOp-algebra A has an underlying complex vector space, and all the
structure maps are linear maps, with tensor products playing the roles of products.
The graph operation ● ∈ GrOp0, consisting of a single vertex and no edges, yields
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an element in A, also denoted by ●. For a general graph operation G ∈ GrOpn,
the corresponding structure map A⊗n // A is also denoted by G. We will write
δ ∈ GrOp1 for the graph operation consisting of a single vertex and a loop.
A traffic space [Mal16] is a pair (A, ϕ) in which A is a GrOp-algebra and ϕ ∶
A // C is a linear functional such that the following two conditions are satisfied.
Unity and Diagonality: ϕ(●) = 1 and ϕ = ϕ ○ δ.
Input-Independence: For each graph operation G ∈ GrOpn, the graph oper-
ation δ(G) ∈ GrOpn is obtained from G by identifying its input and output.
Suppose G′ is a graph operation obtained from δ(G) by choosing a differ-
ent vertex as the input/output. Then ϕ ○ δ(G) = ϕ ○G′.
For example, suppose G ∈ GrOp4 is the graph operation on the left:
v v i/o
in out i/o u
1
2
3
4
1
2
3
4
1
2
3
4
Then δ(G) is the graph operation in the middle, and the graph operation on the
right is an example of a G′.
Traffic spaces play an important role in (non-commutative) probability theory.
Indeed, a non-commutative probability space, also known as a quantum probability
space, is a pair (A, ϕ) in which:
(1) A is a unital C-algebra.
(2) ϕ ∶ A // C is a unital linear functional.
A ∗-probability space is a non-commutative probability space (A, ϕ) in which:
(1) A is equipped with an anti-linear involution ∗ such that (ab)∗ = b∗a∗ for
all a, b ∈ A.
(2) ϕ satisfies the positivity condition that ϕ(a∗a) ≥ 0 for all a ∈ A.
Then a commutative ∗-probability space is an example of a traffic space, since the
product of n elements in A is well-defined and is independent of the order of those
elements. It is, furthermore, a ∗-algebra in the following sense. For each graph
operation G ∈ GrOpn, its transpose Gt is the graph operation obtained from G by
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reversing the direction of each edge and swapping the input and the output. Then
(G(a1 ⊗⋯⊗ an))∗ = Gt(a∗1 ⊗⋯⊗ a∗n)
for all a1, . . . , an ∈ A.
6.2. Algebras over the Operad of Wiring Diagrams
The purpose of this section is to provide a finite presentation forWD-algebras. We
begin by defining a WD-algebra in terms of the generating wiring diagrams and
the elementary relations. Immediately afterwards we will establish its equivalence
with Def. 6.1.3 when O = WD. Recall that WD is a BoxS-colored operad (Theorem
2.3.11).
Definition 6.2.1. AWD-algebra A consists of the following data. For each X ∈ BoxS,
A is equipped with a class AX called the X-colored entry of A. It is equipped with
the following 8 generating structure maps corresponding to the generating wiring
diagrams (Def. 3.1.9).
(1) Corresponding to the empty wiring diagram ǫ ∈ WD(∅) (Def. 3.1.1), it has
a structure map
∗
ǫ
// A∅ , (6.2.1.1)
i.e., a chosen element in A∅.
(2) Corresponding to each 1-delay node δd ∈ WD(d) (Def. 3.1.2), it has a struc-
ture map
∗
δd
// Ad , (6.2.1.2)
i.e., a chosen element in Ad.
(3) Corresponding to each name change τX,Y ∈ WD(YX) (Def. 3.1.3), it has a
structure map
AX
τX,Y
// AY (6.2.1.3)
that is, furthermore, the identity map if τX,X is the colored unit 1X (2.3.2.1).
(4) Corresponding to each 2-cell θX,Y ∈ WD(X∐YX,Y ) (Def. 3.1.4), it has a structure
map
AX × AY
θX,Y
// AX∐Y . (6.2.1.4)
(5) Corresponding to each 1-loop λX,x ∈WD(X∖xX ) (Def. 3.1.5), it has a structure
map
AX
λX,x
// AX∖x . (6.2.1.5)
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(6) Corresponding to each in-split σX,x1 ,x2 ∈ WD(YX) (Def. 3.1.6), it has a struc-
ture map
AX
σX,x1,x2
// AY . (6.2.1.6)
(7) Corresponding to each out-split σY,y1 ,y2 ∈ WD(YX) (Def. 3.1.7), it has a struc-
ture map
AX
σY,y1,y2
// AY . (6.2.1.7)
(8) Corresponding to each 1-wasted wire ωY,y ∈ WD(YX) (Def. 3.1.8), it has a
structure map
AX
ωY,y
// AY . (6.2.1.8)
The following 28 diagrams, called the generating axioms, which correspond to the
elementary relations (Def. 3.3.30), are required to be commutative.
(1) In the setting of (3.3.2.1), the diagram
AX
τX,Y
//
τX,Z
""❋
❋❋
❋❋
❋❋
❋
AY
τY,Z

AZ
(6.2.1.9)
is commutative.
(2) In the setting of (3.3.3.1), the diagram
AX × AY
θX,Y
//
(τX,X′ ,τY,Y′)

AX∐Y
τX∐Y,X′∐Y′

AX′ × AY′
θX′ ,Y′
// AX′∐Y′
(6.2.1.10)
is commutative.
(3) In the setting of (3.3.4.1), the diagram
AX
λX,x
//
τX,Y

AX∖x
τX∖x,Y∖y

AY
λY,y
// AY∖y
(6.2.1.11)
is commutative.
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(4) In the setting of (3.3.5.1), the diagram
AX
σX,x1,x2
//
τX,Y

AX′
τX′ ,Y′

AY
σY,y1,y2
// AY′
is commutative.
(5) In the setting of (3.3.6.1), the diagram
AX′
σX,x1,x2
//
τX′ ,Y′

AX
τX,Y

AY′
σY,y1,y2
// AY
is commutative.
(6) In the setting of (3.3.7.1), the diagram
AX′
ωX,x
//
τX′ ,Y′

AX
τX,Y

AY′
ωY,y
// AY
is commutative.
(7) In the setting of (3.3.8.1), the diagram
AX ×∗
(Id,ǫ)
//
=

AX × A∅
θX,∅

AX
=
// AX∐∅
(6.2.1.12)
is commutative.
(8) In the setting of (3.3.9.1), the diagram
AX × AY × AZ
(Id,θY,Z)
//
(θX,Y ,Id)

AX × AY∐Z
θX,Y∐Z

AX∐Y × AZ
θX∐Y,Z
// AX∐Y∐Z
(6.2.1.13)
is commutative.
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(9) In the setting of (3.3.10.1), the diagram
AY × AX
permute
//
θY,X

AX × AY
θX,Y

AY∐X
=
// AX∐Y
(6.2.1.14)
is commutative.
(10) In the setting of (3.3.11.1), the diagram
AX × AY
θX,Y
//
(λX,x ,Id)

AX∐Y
λX∐Y,x

AX∖x × AY
θX∖x,Y
// A(X∐Y)∖{x}
(6.2.1.15)
is commutative.
(11) In the setting of (3.3.12.1), the diagram
AX × AY
θX,Y
//
(σX,x1,x2 ,Id)

AX∐Y
σX∐Y,x1,x2

AX′ × AY
θX′ ,Y
// AX′∐Y
is commutative.
(12) In the setting of (3.3.13.1), the diagram
AX′ × AY
θX′ ,Y
//
(σX,x1,x2 ,Id)

AX′∐Y
σX∐Y,x1,x2

AX × AY
θX,Y
// AX∐Y
is commutative.
(13) In the setting of (3.3.14.1), the diagram
AX′ × AY
θX′ ,Y
//
(ωX,x0 ,Id)

AX′∐Y
ωX∐Y,x0

AX × AY
θX,Y
// AX∐Y
is commutative.
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(14) In the setting of (3.3.15.1), the diagram
AX
λ
X,x2
//
λ
X,x1

AX∖x2
λ
X∖x2,x1

AX∖x1
λ
X∖x1,x2
// AX∖x
(6.2.1.16)
is commutative.
(15) In the setting of (3.3.16.1), the diagram
AX
λX,x
//
σX,x1,x2

AX∖x
σX∖x,x1,x2

AX′
λX′ ,x
// AX′∖x
is commutative.
(16) In the setting of (3.3.17.1), the diagram
AX′
σX,x1,x2
//
λX′ ,x

AX
λX,x

AX′∖x
σX∖x,x1,x2
// AX∖x
is commutative.
(17) In the setting of (3.3.18.1), the diagram
AX′
ωX,x0
//
λX′ ,x

AX
λX,x

AX′∖x
ωX∖x,x0
// AX∖x
is commutative.
(18) In the setting of (3.3.19.1), the diagram
AX
σY,x
1,x2
//
σX,x1,x2

AY
λY,x(1)
// AY∖x(1)
λY∖x(1),x(2)

AX′
λX′ ,x
// AX∗
(6.2.1.17)
is commutative.
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(19) In the setting of (3.3.20.1), the diagram
AX
=
//
σY,x1,x2

AX
AY
ωZ,x1
// AZ
λZ,x
OO
is commutative.
(20) In the setting of (3.3.21.1), the diagram
AX
σX,x2,x3
//
σX,x1,x2

AX23
σX23,x1,x23

AX12
σX12,x12,x3
// AY
is commutative.
(21) In the setting of (3.3.22.1), the diagram
AX
σX,x3,x4
//
σX,x1,x2

AX34
σX34,x1,x2

AX12
σX12,x3,x4
// AY
is commutative.
(22) In the setting of (3.3.23.1), the diagram
AX
σZ,z
1,z2
//
σX,z1,z2

AZ
σZ,z1,z2

AW
σY,z
1,z2
// AY
is commutative.
(23) In the setting of (3.3.24.1), the diagram
AX
ωZ,z
//
σX,z1,z2

AZ
σZ,z1,z2

AW
ωY,z
// AY
is commutative.
116 6. Finite Presentation for Algebras over Wiring Diagrams
(24) In the setting of (3.3.25.1), the diagram
AX
ωY,y
//
=
""❋
❋❋
❋❋
❋❋
❋
AY
σY,x,y

AX
is commutative.
(25) In the setting of (3.3.26.1), the diagram
AX
σY
23,y1,y23
//
σY
12,y12,y3

AY23
σY,y
2,y3

AY12
σY,y
1,y2
// AY
is commutative.
(26) In the setting of (3.3.27.1), the diagram
AX
σY
34,y1,y2
//
σY
12,y3,y4

AY34
σY,y
3,y4

AY12
σY,y
1,y2
// AY
is commutative.
(27) In the setting of (3.3.28.1), the diagram
AX
ωW ,y
//
σZ,y
1,y2

AW
σY,y
1,y2

AZ
ωY,y
// AY
is commutative.
(28) In the setting of (3.3.29.1), the diagram
AX
ωY2,y1
//
ωY1,y2

AY2
ωY,y2

AY1
ωY,y1
// AY
is commutative.
This finishes the definition of aWD-algebra.
At this moment we have two definitions of aWD-algebra.
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(1) On the one hand, in Def. 6.1.3 with O = WD, aWD-algebra has a structure
map µζ (6.1.2.1) for each wiring diagram ζ. This structure map satisfies
the associativity axiom (6.1.3.1) for a general operadic composition inWD,
together with the unity and the equivariance axioms in Def. 6.1.2.
(2) On the other hand, in Def. 6.2.1 a WD-algebra has 8 generating structure
maps and satisfies 28 generating axioms.
We now observe that these two definitions are equivalent, so WD-algebras indeed
have a finite presentation as in Def. 6.2.1.
Theorem 6.2.2. For the operad of wiring diagrams WD (Theorem 2.3.11), Def. 6.1.3 with
O =WD and Def. 6.2.1 of aWD-algebra are equivalent.
Proof. First suppose (A,µ) is a WD-algebra in the sense of Def. 6.1.3. To see that
it is also a WD-algebra in the sense of Def. 6.2.1, first note that the structure map
µ? (6.1.2.1) gives the eight generating structure maps (6.2.1.1)–(6.2.1.8). Moreover,
the generating structure map µ1X (6.2.1.3) is the identity map by the unity axiom
(6.1.2.3).
The generating axiom (6.2.1.14) is a special case of the equivariance diagram
(6.1.2.4), so it is commutative. Each of the other 27 generating axioms corresponds
to an elementary relation that describes two different ways to construct the same
wiring diagram as an iterated operadic composition of generatingwiring diagrams.
Each such generating axiom asserts that the two corresponding compositions of
generating structure maps–defined using the composition in the diagram (6.1.3.1)–
are equal. The associativity axiom (6.1.3.1) of (A,µ) applied twice guarantees that
two such compositions are indeed equal.
Conversely, suppose A is aWD-algebra in the sense of Def. 6.2.1, so it has eight
generating structure maps that satisfy 28 generating axioms. We must show that
it is a WD-algebra in the sense of Def. 6.1.3 For a wiring diagram ψ ∈ WD with a
presentation Ψ (Def. 5.1.2), we define its structure map µψ (6.1.2.1) inductively as
follows.
(1) If Ψ is a 1-simplex, then Ψ = (ψ), and ψ is a generating wiring diagram by
the definition of a simplex. In this case, we define µψ as the corresponding
generating structure map (6.2.1.1)–(6.2.1.8) of A.
(2) Inductively, suppose Ψ is an n-simplex for some n ≥ 2, so Ψ = (Φ, i,Θ) for
some i ≥ 1, p-simplex Φ, and q-simplex Θ with p + q = n. Since 1 ≤ p, q < n,
by the induction hypothesis, the structure maps µ∣Φ∣ and µ∣Θ∣ are already
defined. Then we define the structure map
µψ = µ∣Φ∣ ○i µ∣Θ∣ (6.2.2.1)
as in Notation 6.1.4.
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By Theorem 5.1.11 every wiring diagram has a stratified presentation, hence a
presentation. To see that the structure map µψ as above is well-defined, we need
to show that the map µψ is independent of the choice of a presentation Ψ. Any
two presentations of a wiring diagram are by definition equivalent simplices. By
Theorem 5.2.11(2) (= the relations part of the finite presentation theorem for WD),
any two equivalent simplices are either equal or are connected by a finite sequence
of elementary equivalences. Therefore, it suffices to show that every elementary
equivalence in WD yields a commutative diagram involving the generating struc-
ture maps of A, where ○i is interpreted as in Notation 6.1.4. Recall from Def. 5.2.2
that an elementary equivalence comes from either an elementary relation or an op-
erad associativity/unity axiom for the generating wiring diagrams.
It follows from a direct inspection that the operad associativity and unity axioms–
(2.1.10.3), (2.1.10.4), (2.1.10.5), and (2.1.10.6)–for the generating wiring diagrams
yield commutative diagrams involving the generating structure maps of A. In
fact, the diagrams involving the horizontal and the vertical associativity axioms
(2.1.10.3) and (2.1.10.4) are commutative because composition of functions is asso-
ciative. The diagrams for the two unity axioms (2.1.10.5) and (2.1.10.6) are commu-
tative because the generating structure map for a colored unit (6.2.1.3) is required
to be the identity map.
By definition each of the 28 generating axioms of A corresponds to an elemen-
tary relation (Def. 3.3.30) and is a commutative diagram. Therefore, the structure
map µψ for each wiring diagram ψ is well-defined.
It remains to check that the structure map µ satisfies the required unity, equiv-
ariance, and associativity axioms. The unity axiom (6.1.2.3) holds because it is
part of the assumption on the generating structure map corresponding to a name
change (6.2.1.3).
The associativity axiom (6.1.3.1) holds because the structure map µψ is defined
above (6.2.2.1) by requiring that the diagram (6.1.3.1) be commutative.
For the equivariance axiom (6.1.2.4), first note that it is enough to check it when
the wiring diagram in questioned is an iterated operadic composition of 2-cells.
This is because 2-cells are the only binary generating wiring diagrams (Remark
3.1.10). All other generating wiring diagrams are either 0-ary or unary, for which
equivariance is trivial.
So now suppose ζ in the equivariance axiom (6.1.2.4) is an iterated operadic
composition of 2-cells. If ζ is a 2-cell and the permutation σ is the transposition(1 2) ∈ Σ2, then the equivariance axiom (6.1.2.4) is true by the generating axiom
(6.2.1.14). The general case now follows from this special case using:
● the generating axiom (6.2.1.13) corresponding to the associativity property
of 2-cells (3.3.9.1);
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● the operad associativity axioms (2.1.10.3) and (2.1.10.4) when applied to
2-cells;
● the fact that the transpositions (i, i + 1) for 1 ≤ i ≤ n − 1 generate the sym-
metric group Σn.
So (A,µ) is aWD-algebra in the sense of Def. 6.1.3. 
6.3. Finite Presentation for the Propagator Algebra
As an illustration of Theorem 6.2.2, in this section we provide a finite presentation
for theWD-algebra called the propagator algebra that was first introduced in [RS13]
(Section 3). This finite presentation is about the structure maps, not the underlying
sets. As explained in [RS13] (Section 3.4), the propagator algebra can be used, for
example, to provide an iterative description of the Fibonacci sequence. In contrast
to the original definition in [RS13], we will define the propagator algebra using
finitely many generating structure maps and axioms–8 generating structure maps
and 28 generating axioms to be exact. Since our generating structure maps are
rather simple, our description of the propagator algebra is less involved than the
original definition and verification in [RS13]. The equivalence between the two
definitions of the propagator algebra is explained in Remark 6.3.23.
Assumption 6.3.1. Throughout this section, S denotes the class of pointed sets,
with respect towhich S-boxes (Def. 2.2.7) and the operadWD are defined (Theorem
2.3.11). In a pointed set, the base point is denoted by ∗.
Recall the concept and notations regarding profiles from Def. 2.1.1. Let us first
recall a few definitions from [RS13] (section 3).
Definition 6.3.2. Suppose T and U are pointed sets and k ≥ 0.
(1) Define the truncation ∂T ∶ Prof
≥1(T) // Prof(T) as the function
∂T(t1, . . . , tn) = (t1, . . . , tn−1). (6.3.2.1)
We will often omit the subscript and just write ∂.
(2) A k-historical propagator from T to U is a function f ∶ Prof(T) // Prof(U)
such that:
(i) ∣ f (t)∣ = ∣t∣+ k for all t ∈ Prof(T);
(ii) If t ∈ Prof(T) has length ∣t∣ ≥ 1, then
∂U f (t) = f (∂Tt). (6.3.2.2)
The condition (6.3.2.2) is called historicity.
(3) The set of k-historical propagators from T to U is denoted by Histk(T,U).
(4) A historical propagator from T to U is an m-historical propagator from T to
U for some m ≥ 0.
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Example 6.3.3. Given a pointed set T and an integer k ≥ 0, the function Dk ∶
Prof(T) // Prof(T) defined as
Dk(t1, . . . , tn) = (∗, . . . ,∗, t1, . . . , tn),
in which the right side starts with k entries of the base point ∗, is a k-historical
propagator, called the k-moment delay function in [RS13].
Before we can define the propagator algebra, we first need to define its entries.
Definition 6.3.4. Suppose X = (Xin,Xout) ∈ BoxS (Def. 2.2.7).
(1) Define the pointed sets
Xinv = ∏
x∈Xin
v(x) and Xoutv = ∏
x∈Xout
v(x) (6.3.4.1)
in which each v(x), a pointed set, is the value of x (Def. 2.2.6) and an
empty product means the one-point set.
(2) Define the set
PX = Hist
1(Xinv ,Xoutv ) (6.3.4.2)
of 1-historical propagators of type X.
So a 1-historical propagator of type X is a function that takes each Xinv -profile to
an Xoutv -profile whose length is one higher than before and that satisfies historicity
(6.3.2.2).
Example 6.3.5. Suppose (N, 1) is the pointed set of non-negative integerswith base
point 1. Consider the box Xwith Xin and Xout both equal to the one-point set ∗with
value v(∗) = (N, 1).
X
N N
A 1-historical propagator of type X is a function that takes each finite sequence of
non-negative integers to a sequence of non-negative integers whose length is one
higher than before and that satisfies historicity. For example:
(1) The 1-moment delay function in Example 6.3.3, given by
D1(m1, . . . ,mn) = (1,m1, . . . ,mn)
for mi ∈ N, is a 1-historical propagator of type X. For instance, we have
D1(1, 5, 6) = (1, 1, 5, 6).
(2) The function f ∶ Prof(N) // Prof(N) defined as
f (m1, . . . ,mn) = (0,m1,m1 +m2, . . . , n∑
i=1
mi)
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is a 1-historical propagator of type X, denoted “Σ” in [RS13]. This 1-
historical propagator takes a sequence of non-negative integers to the se-
quence whose ith entry is the sum of the first i − 1 entries of the given
sequence. For instance, we have f (1, 5, 6) = (0, 1, 6, 12).
(3) The function g ∶ Prof(N) // Prof(N) defined as
g(m1, . . . ,mn) = (1,m1,m1m2, . . . , n∏
i=1
mi)
is a 1-historical propagator of type X. This 1-historical propagator takes a
sequence of non-negative integers to the sequence whose ith entry is the
product of the first i − 1 entries of the given sequence. For instance, we
have g(1, 5, 6) = (1, 1, 5, 30).
Example 6.3.6. Consider the box Y with Yin = {y1, y2}, Yout = {y}, and values
v(y1) = v(y2) = v(y) = (N, 1).
Y
N
N N
A 1-historical propagator of type Y is a function that takes each finite sequence
of ordered pairs of non-negative integers to a sequence of non-negative integers
whose length is one higher than before and that satisfies historicity. For example:
(1) The function h ∶ Prof(N ×N) // Prof(N) given by
h((m1,m′1), . . . , (mn,m′n)) = (1,m1 +m′1, . . . ,mn +m′n)
is a 1-historical propagator of typeY, denoted “+” in [RS13]. For instance,
we have h((1, 4), (5, 2), (6, 8)) = (1, 5, 7, 14).
(2) The function j ∶ Prof(N ×N) // Prof(N) given by
j((m1,m′1), . . . , (mn,m′n)) = (1,m1m′1, . . . ,mnm′n)
is a 1-historical propagator of type Y. For instance, we have
j((1, 4), (5, 2), (6, 8)) = (1, 4, 10, 48).
Example 6.3.7. Consider the box Z with Zin = {z1, z2, z3}, Zout = {z1, z2}, and all
v(−) = (N, 1).
Z
N
N
N
N
N
z3
z2
z1
z2
z1
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A 1-historical propagator of type Z is a function that takes each finite sequence
of ordered triples of non-negative integers to a sequence of ordered pairs of non-
negative integers whose length is one higher than before and that satisfies historic-
ity. For example, the function
ℓ ∶ Prof(N ×N ×N) // Prof(N ×N)
given by
ℓ((m1,m′1,m′′1 ), . . . , (mn,m′n,m′′n)) = ((1, 1), (m1,m′1 +m′′1 ), . . . , (mn,m′n +m′′n))
is a 1-historical propagator of type Z. For instance, we have
ℓ((3, 1, 4), (7, 2, 9), (8, 5, 10)) = ((1, 1), (3, 5), (7, 11), (8, 15)).
We will come back to this example several times below.
The generating structure map of the propagator algebra associated to a 1-loop
requires a few notations in its definition. So here we define this map first. The
reader should keep in mind that the following definition as well as all the proofs in
this section involve simple inductions on the length of some profiles.
Definition 6.3.8. Suppose X ∈ BoxS, x− ∈ X
in, and x+ ∈ X
out such that v(x−) = v(x+)
as pointed sets. The box X ∖ x ∈ BoxS is obtained from X by removing x = {x±}. For
t ∈ Prof(Xoutv ), we will write:
(i) tx+ ∈ Prof(v(x+)) for the profile obtained from t by taking only the v(x+)-
entry;
(ii) t
∖x+ ∈ Prof((X ∖ x)outv ) for the profile obtained from t by removing the v(x+)-
entry.
Suppose g ∈ PX (6.3.4.2). Define two functions
Prof((X ∖ x)inv ) λg // Prof((X ∖ x)outv ) (6.3.8.1)
and
Prof((X ∖ x)inv ) Gg // Prof(v(x+)) (6.3.8.2)
with the properties ∣(λg)(?)∣ = ∣?∣ + 1 = ∣Gg(?)∣ (6.3.8.3)
inductively as follows.
(i) For the empty profile, define
(λg)(∅) = g(∅)∖x+ ∈ Prof((X ∖ x)outv )
Gg(∅) = g(∅)x+ ∈ Prof(v(x+)). (6.3.8.4)
In each definition in (6.3.8.4), the first ∅ is the empty (X ∖ x)inv -profile, and the
second ∅, to which g applies, is the empty Xinv -profile. The profile g(∅) has
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length 1 because g ∈ Hist1 (Xinv ,Xoutv ). So both (λg)(∅) and Gg(∅) have length
1.
(ii) Inductively, suppose w ∈ Prof((X ∖ x)inv ) has length n ≥ 1. Define
(λg)(w) = g(w,Gg(∂w))
∖x+
∈ Prof((X ∖ x)outv )
Gg(w) = g(w,Gg(∂w))x+ ∈ Prof(v(x+)).
(6.3.8.5)
Here ∂ is the truncation (6.3.2.1), so the profile
Gg(∂w) ∈ Prof(v(x+)) = Prof(v(x−))
is already defined and has length n by the induction hypothesis. In each defi-
nition in (6.3.8.5), (w,Gg(∂w)) ∈ Prof (Xinv )
has length n, so its image under g has length n + 1. Therefore, both (λg)(w)
and Gg(w) have length n + 1.
We say that λg and Gg are defined with respect to x = {x±}.
Example 6.3.9. This is a continuation of Example 6.3.7, where the box Z has Zin ={z1, z2, z3}, Zout = {z1, z2}, and all v(−) = (N, 1). For z1 ∈ Zin and z1 ∈ Zout, suppose
Z ∖ z is the box obtained from Z by removing z = {z1, z1}. So we have
(Z ∖ z)inv = v(z2)× v(z3) = N ×N;
(Z ∖ z)outv = v(z2) = N.
Z
z3
z2
z1
z2
z1(Z ∖ z)in (Z ∖ z)out
λZ,z ∈WD(Z∖zZ )
For the 1-historical propagator ℓ of type Z defined as
ℓ((m1,m′1,m′′1 ), . . . , (mn,m′n,m′′n)) = ((1, 1), (m1,m′1 +m′′1 ), . . . , (mn,m′n +m′′n)),
the functions
Prof(N ×N) λℓ // Prof(N) and Prof(N ×N) Gℓ // Prof(N)
in (6.3.8.1) and (6.3.8.2) are given as follows. Suppose
m = ((m1,m′1), . . . , (mn,m′n)) ∈ Prof(N ×N)
is an (N ×N)-profile of length n ≥ 0. Then a simple induction shows that
(λℓ)(m) = (1,m1 +m′1, . . . ,mn +m′n),
Gℓ(m) = (1, 1, . . . , 1),
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in which on the right side of Gℓ(m) there are n + 1 copies of 1. In particular, λℓ = h,
the 1-historical propagator of type Y in Example 6.3.6. In this example, both λℓ
and Gℓ are 1-historical propagators. This is not an accident, as we show in the next
result.
The following observation will use Def. 6.3.2 about historical propagators.
Lemma 6.3.10. In the context of Def. 6.3.8 with g ∈ PX, the following statements hold.
(1) Gg ∈ Hist
1((X ∖ x)inv , v(x+)).
(2) λg ∈ Hist1((X ∖ x)inv , (X ∖ x)outv ) = PX∖x.
Proof. In this proof, we will abbreviate Gg to G. For statement (1), we are trying
to show that G is a 1-historical propagator from (X ∖ x)inv to v(x+). In view of the
property (6.3.8.3), it remains to check historicity (6.3.2.2) for G, which we will do
by induction. Suppose w ∈ Prof((X ∖ x)inv ) has length ≥ 1.
If ∣w∣ = 1, then ∂w = ∅. Using the definitions (6.3.8.4) and (6.3.8.5) we have:
∂G(w) = ∂g(w,G(∅))
x+
= g(∂ (w, g(∅)x+))x+ by historicity of g
= g(∅)x+ = G(∅).
Inductively, suppose ∣w∣ ≥ 2. Using the definition (6.3.8.5), we have:
∂G(w) = ∂g(w,G(∂w))
x+
= g(∂w, ∂G(∂w))
x+
by historicity of g
= g(∂w,G(∂∂w))
x+
by the induction hypothesis on G
= G(∂w).
This finishes the proof of statement (1).
Statement (2) is proved by essentially the same argument as above, except that,
in view of the definitions (6.3.8.4) and (6.3.8.5), the various right-most subscripts
x+ are replaced by ∖x+. 
We are now ready to define the propagator algebra in terms of finitely many
generating structure maps and generating axioms as in Def. 6.2.1. Most of the
generating structure maps below are easily seen to be well-defined. The only ex-
ception is the generating structure map associated to a 1-loop, which we dealt with
in Lemma 6.3.10 above.
Definition 6.3.11. Define the propagator algebra P as theWD-algebra, in the sense of
Def. 6.2.1, with X-colored entry
PX = Hist
1(Xinv ,Xoutv )
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as in (6.3.4.2) for each X ∈ BoxS. Its 8 generating structure maps are defined as
follows.
(1) Corresponding to the empty wiring diagram ǫ ∈ WD(∅) (Def. 3.1.1), the
structure map
{∗} ǫ // P∅ = Hist1({∗},{∗}) = {∗} (6.3.11.1)
sends ∗ to the unique function
(ǫ∗) (∗, . . . ,∗´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
m
) = (∗, . . . ,∗´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
m+1
).
(2) Corresponding to each 1-delay node δd ∈ WD(d) (Def. 3.1.2) with d a
pointed set, the structure map
{∗} δd // Pd = Hist1(d, d) (6.3.11.2)
sends ∗ to the function
(δd∗)(t) = (∗, t)
for each t ∈ Prof(d). Here the ∗ on the right is the base point in d. In other
words, δd∗ is the 1-moment delay function in Example 6.3.3.
(3) Corresponding to each name change τX,Y ∈ WD(YX) (Def. 3.1.3), the struc-
ture map
Hist1(Xinv ,Xoutv ) = PX τX,Y // PY = Hist1(Yinv ,Youtv ) (6.3.11.3)
is the identity map. Here we are using the fact that, if x ∈ Xin ∐ Xout and
y ∈ Yin ∐Yout corresponds to x under τX,Y, then v(x) = v(y) as pointed sets.
(4) Corresponding to each 2-cell θX,Y ∈WD(X∐YX,Y ) (Def. 3.1.4), the structure map
PX ×PY = Hist
1(Xinv ,Xoutv )×Hist1(Yinv ,Youtv )
θX,Y

PX∐Y = Hist
1((X ∐Y)inv , (X ∐Y)outv ) = Hist1(Xinv ×Yinv ,Xoutv ×Youtv )
(6.3.11.4)
is given by
θX,Y( fX , fY) = fX × fY
for fX ∈ Hist
1(Xinv ,Xoutv ) and fY ∈ Hist1(Yinv ,Youtv ).
(5) Corresponding to each 1-loop λX,x ∈ WD(X∖xX ) (Def. 3.1.5), the structure
map
PX
λX,x
// PX∖x (6.3.11.5)
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sends each g ∈ PX to λg ∈ PX∖x (6.3.8.1), which is well-defined by Lemma
6.3.10.
(6) Corresponding to each in-split σX,x1 ,x2 ∈ WD(YX) (Def. 3.1.6), the structure
map
PX
σX,x1,x2
// PY (6.3.11.6)
is given by
(σX,x1,x2g) (y) = g(πy)
for g ∈ PX and y ∈ Prof(Yinv ). Here πy ∈ Prof(Xinv ) is the same as y except
that its v(x1)-entry and v(x2)-entry are both given by the v(x12)-entry of
y.
(7) Corresponding to each out-split σY,y1,y2 ∈ WD(YX) (Def. 3.1.7), the structure
map
PX
σY,y1,y2
// PY (6.3.11.7)
is given by
(σY,y1 ,y2g) (y) = πg(y)
for g ∈ PX and y ∈ Prof(Yinv ) = Prof(Xinv ). Here πg(y) ∈ Prof(Youtv ) is the
same as g(y) ∈ Prof(Xoutv ) except that its v(y1)-entry and v(y2)-entry are
both given by the v(y12)-entry of g(y).
(8) Corresponding to each 1-wasted wire ωY,y ∈ WD(YX) (Def. 3.1.8), the struc-
ture map
PX
ωY,y
// PY (6.3.11.8)
is given by
(ωY,yg)(t) = g(t∖y)
for g ∈ PX and t ∈ Prof(Yinv ). Here t∖y ∈ Prof(Xinv ) is obtained from t by
removing the v(y)-entry.
This finishes the definition of the propagator algebra P.
The following four examples continue Examples 6.3.7 and 6.3.9, where Z is the
box with Zin = {z1, z2, z3}, Zout = {z1, z2}, and all v(−) = (N, 1). The 1-historical
propagator ℓ ∈ PZ = Hist
1(N3,N2) is defined as
ℓ((m1,m′1,m′′1 ), . . . , (mn,m′n,m′′n)) = ((1, 1), (m1,m′1 +m′′1 ), . . . , (mn,m′n +m′′n)).
Let us consider the image of ℓ under some of the structure maps of P.
Example 6.3.12. Suppose Y is the box obtained from Z by removing z = {z1, z1}.
Consider the 1-loop (Def. 3.1.5)
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Z
z1 z1
Yin Yout
λZ,z
inWD(YZ), the structure map
PZ = Hist
1(N3,N2) λZ,z // Hist1(N2,N) = PY
in (6.3.11.5), and m = ((m1,m′1), . . . , (mn,m′n)) ∈ Prof(Yinv ) = Prof(N2). As observed
in Example 6.3.9 we have
(λZ,zℓ)(m) = h(m) = (1,m1 +m′1, . . . ,mn +m′n)
in Prof(Youtv ) = Prof(N), where h ∈ PY is the 1-historical propagator in Example
6.3.6. For instance, we have
(λZ,zℓ)((2, 5), (4, 9), (3, 7)) = (1, 7, 13, 10).
Example 6.3.13. Suppose W is the box with W in = Zin/(z1 = z2) = {w, z3}, and
Wout = Zout. For the in-split (Def. 3.1.6)
Z
z1
z2
z3
W in
w
Wout
σZ,z1 ,z2
inWD(WZ), the structure map
PZ = Hist
1(N3,N2) σZ,z1,z2 // Hist1(N2,N2) = PW
in (6.3.11.6) applied to the 1-historical propagator ℓ ∈ PZ is given as follows. For
m = ((m1,m′1), . . . , (mn,m′n)) ∈ Prof(W inv ) = Prof(N2), we have
(σZ,z1 ,z2ℓ)(m) = ℓ(πm)
= ℓ((m1,m1,m′1), . . . , (mn,mn,m′n))
= ((1, 1), (m1,m1 +m′1), . . . , (mn,mn +m′n))
in Prof(Woutv ) = Prof(N2). For instance, we have
(σZ,z1 ,z2ℓ)((2, 5), (4, 9), (3, 7)) = ((1, 1), (2, 7), (4, 13), (3, 10)).
Example 6.3.14. Suppose V is a box with Vout = {v, v′, z2} such that Vout/(v = v′) =
Zout, and V in = Zin. For the out-split (Def. 3.1.7)
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Z
z1
z2
V in Vout
v
v′
σV,v,v
′
inWD(VZ), the structure map
PZ = Hist
1(N3,N2) σV,v,v′ // Hist1(N3,N3) = PV
in (6.3.11.7) applied to the 1-historical propagator ℓ ∈ PZ is given as follows. For
m = ((m1,m′1,m′′1 ), . . . , (mn,m′n,m′′n)) ∈ Prof(V inv ) = Prof(N3), we have
(σV,v,v′ℓ)(m) = πℓ(m)
= π((1, 1), (m1,m′1 +m′′1 ), . . . , (mn,m′n +m′′n))
= ((1, 1, 1), (m1,m1,m′1 +m′′1 ), . . . , (mn,mn,m′n +m′′n))
in Prof(Voutv ) = Prof(N3). For instance, we have
(σV,v,v′ℓ)((2, 5, 1), (4, 9, 10), (3, 7, 6)) = ((1, 1, 1), (2, 2, 6), (4, 4, 19), (3, 3, 13)).
Example 6.3.15. Suppose U is a box such that U ∖ u = Z for some u ∈ Uin with
v(u) = (N, 1). For the 1-wasted wire (Def. 3.1.8)
ZUin
u
Uout
ωU,u
inWD(UZ), the structure map
PZ = Hist
1(N3,N2) ωU,u // Hist1(N4,N2) = PU
in (6.3.11.8) applied to ℓ ∈ PZ is given as follows. For
m = {(m1i ,m2i ,m3i ,m4i )}ni=1
∈ Prof(Uinv ) = Prof(v(u) × v(z1)× v(z2)× v(z3)) = Prof(N4),
we have
(ωU,uℓ)(m) = ℓ (m∖u) = ℓ{(m2i ,m3i ,m4i )}ni=1
= ((1, 1), (m21,m31 +m41), . . . , (m2n,m3n +m4n))
in Prof(Uoutv ) = Prof(N2). For instance, we have
(ωU,uℓ)((2, 5, 1, 7), (4, 9, 10, 2), (3, 7, 6, 5)) = ((1, 1), (5, 8), (9, 12), (7, 11)).
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The following observation is the finite presentation theorem for the propagator
algebra.
Theorem 6.3.16. The propagator algebra in Def. 6.3.11 is actually a WD-algebra in the
sense of Def. 6.2.1, hence also in the sense of Def. 6.1.3 by Theorem 6.2.2.
Proof. We need to check the 28 generating axioms in Def. 6.2.1. The 8 generating
structure maps are all rather simple functions except for λX,x (6.3.11.5). The only
generating axioms that are not obvious are the ones that involve a composition of
two such generating structure maps, namely (6.2.1.16) and (6.2.1.17). These two
generating axioms are verified in Lemma 6.3.20 and Lemma 6.3.22 below. 
In preparation for Lemma 6.3.20, we will need a few definitions and notations.
Recall that the generating axiom (6.2.1.16) is really the WD-algebra manifestation
of Prop. 3.3.15. The next definition is essentially the double-loop version of Def.
6.3.8.
Definition 6.3.17. Suppose:
● X ∈ BoxS, x
1
−
/= x2
−
∈ Xin, and x1
+
/= x2
+
∈ Xout such that v(xi
+
) = v(xi
−
) as
pointed sets for each i ∈ {1, 2}.
● X∖ x1, X∖ x2, and X∖ x ∈ BoxS are obtained from X by removing x
1 = {x1
±
},
x2 = {x2
±
}, and x = {x1
±
, x2
±
}, respectively.
Suppose t ∈ Prof(Xoutv ).
(i) Write v(x+) = v(x1+)× v(x2+) and v(x−) = v(x1−)× v(x2−).
(ii) Write tx+ ∈ Prof(v(x+)) for the profile obtained from t by taking only the
v(x+)-entries.
(iii) For i ∈ {1, 2}, write txi+ ∈ Prof(v(xi+)) for the profile obtained from t by taking
only the v(xi
+
)-entry.
(iv) The profile zxi+ is also defined as long as
z ∈ Prof (∏
u∈T
v(u))
for some subset {x1
+
, x2
+
} ⊆ T ⊆ Xout.
(v) Write t
∖x+ ∈ Prof((X ∖ x)outv ) for the profile obtained from t by removing the
v(x+)-entries.
(vi) For i ∈ {1, 2}, write t
∖xi+
∈ Prof((X ∖ xi)outv ) for the profile obtained from t by
removing the v(xi
+
)-entry.
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Suppose g ∈ PX. Define two functions
Prof((X ∖ x)inv ) λ
2g
// Prof((X ∖ x)outv ) (6.3.17.1)
and
Prof((X ∖ x)inv ) G
2
g
// Prof(v(x+)) (6.3.17.2)
with the properties
∣(λ2g)(?)∣ = ∣?∣ + 1 = ∣G2g(?)∣ (6.3.17.3)
inductively as follows.
(i) For the empty profile, define
(λ2g)(∅) = g(∅)∖x+ ∈ Prof((X ∖ x)outv )
G2g(∅) = g(∅)x+ ∈ Prof(v(x+)). (6.3.17.4)
In each definition in (6.3.17.4), the first ∅ is the empty (X ∖ x)inv -profile, and
the second ∅, to which g applies, is the empty Xinv -profile. The profile g(∅)
has length 1 because g ∈ Hist1 (Xinv ,Xoutv ). So both (λ2g)(∅) and G2g(∅) have
length 1.
(ii) Inductively, suppose w ∈ Prof((X ∖ x)inv ) has length n ≥ 1. Define
(λ2g)(w) = g(w,G2g(∂w))∖x+ ∈ Prof((X ∖ x)outv )
G2g(w) = g(w,G2g(∂w))x+ ∈ Prof(v(x+)).
(6.3.17.5)
Here ∂ is the truncation (6.3.2.1), so the profile
G2g(∂w) ∈ Prof(v(x+)) = Prof(v(x−))
is already defined and has length n by the induction hypothesis. In each defi-
nition in (6.3.17.5),
(w,G2g(∂w)) ∈ Prof (Xinv )
has length n, so its image under g has length n + 1. Therefore, both (λ2g)(w)
and G2g(w) have length n + 1.
Example 6.3.18. This is a continuation of Examples 6.3.7 and 6.3.9, where Z is the
box with Zin = {z1, z2, z3}, Zout = {z1, z2}, and all v(−) = (N, 1). The 1-historical
propagator ℓ ∈ PZ = Hist
1(N3,N2) is defined as
ℓ((m1,m′1,m′′1 ), . . . , (mn,m′n,m′′n)) = ((1, 1), (m1,m′1 +m′′1 ), . . . , (mn,m′n +m′′n)).
With w1 = {z1, z1} and w2 = {z2, z2}, suppose Z ∖w is the box obtained from Z by
removing {z1, z2, z1, z2}. Then
(Z ∖w)inv = v(z3) = N and (Z ∖w)outv = ∗,
where ∗ here is the one-point set (= empty product).
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z1 z1
z2
z2
z3
(Z ∖w)in (Z ∖w)out
λ2 ∈WD(Z∖wZ )
The functions
Prof(N) λ2ℓ // Prof(∗) and Prof(N) G2ℓ // Prof(N ×N)
in (6.3.17.1) and (6.3.17.2) are given as follows. For m = (m1, . . . ,mn) ∈ Prof(N), a
simple induction shows that
(λ2ℓ)(m) = (∗, . . . ,∗),
(G2
ℓ
)(m) = ((1, 1), (1, 1 +m1), (1, 1 +m1 +m2), . . . , (1, 1 +m1 +⋯+mn)),
where on the right side of (λ2ℓ)(m) there are n + 1 copies of ∗. For instance, we
have
(G2
ℓ
)(6, 3, 2, 9) = ((1, 1), (1, 7), (1, 10), (1, 12), (1, 21)).
The generating axiom (6.2.1.16) for the propagator algebra P claims that the
diagram
PX
λX,x2
//
λ
X,x1

PX∖x2
λ
X∖x2,x1

PX∖x1
λ
X∖x1,x2
// PX∖x
(6.3.18.1)
is commutative. We will consider the top-right composition, so let us use the ab-
breviations
λ2 = λX,x2 and λ1 = λX∖x2,x1 . (6.3.18.2)
For the proof of Lemma 6.3.20, we will need the following observation. It provides
an explicit formula for the functionG2g (6.3.17.2) in terms ofGg (definedwith respect
to x2) and Gλ2g (6.3.8.2) (defined with respect to x
1) for each g ∈ PX.
Lemma 6.3.19. In the context of Def. 6.3.17, suppose g ∈ PX and w ∈ Prof((X ∖ x)inv )
with length at least 1. Then the following equalities hold.
G2g(∂w)x1+ = Gλ2g(∂w) ∈ Prof(v(x1+))
G2g(∂w)x2+ = Gg(∂w, ∂Gλ2g(∂w)) ∈ Prof(v(x2+))
(6.3.19.1)
In the above equalities:
(1) ∂ is the truncation (6.3.2.1).
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(2) λ2g ∈ PX∖x2 by Lemma 6.3.10(2).
(3) The function
Prof((X ∖ x)inv ) Gλ2g // Prof(v(x1+))
is defined with respect to x1 = {x1
+
, x1
−
} (6.3.8.2).
(4) The function
Prof((X ∖ x2)inv ) Gg // Prof(v(x2+))
is defined with respect to x2 = {x2
+
, x2
−
}.
Proof. The proof of (6.3.19.1) is by induction on ∣w∣ ≥ 1. If ∣w∣ = 1, then ∂w = ∅. So
by (6.3.8.4) and (6.3.17.4) we have
Gλ2g(∅) = (λ2g)(∅)x1+ = [g(∅)∖x2+]x1+ = g(∅)x1+ = G2g(∅)x1+ .
Likewise, we have
Gg(∅) = g(∅)x2+ = G2g(∅)x2+ .
This proves the initial case ∣w∣ = 1.
For the induction step, suppose ∣w∣ ≥ 2. For the first equality in (6.3.19.1) we
have:
Gλ2g(∂w) = (λ2g)(∂w,Gλ2g(∂2w))
x1+
by (6.3.8.5)
= g(∂w,Gλ2g(∂2w),Gg(∂2w, ∂Gλ2g(∂2w)))
x1+
by (6.3.8.5)
= g(∂w,G2g(∂2w)x1+ ,G2g(∂2w)x2+)x1+ by induction hypothesis
= G2g(∂w)x1+ by (6.3.17.5).
In the second equality above, we used the fact that
{g(⋯)
∖x2+
}
x1+
= g(⋯)x1+ .
For the second equality in (6.3.19.1) we have:
Gg(∂w, ∂Gλ2g(∂w))
= Gg(∂w,Gλ2g(∂2w)) by Lemma 6.3.10(1)
= g(∂w,Gλ2g(∂2w),Gg(∂2w, ∂Gλ2g(∂2w)))
x2+
by (6.3.8.5)
= g(∂w,G2g(∂2w)x1+ ,G2g(∂2w)x2+)x2+ by induction hypothesis
= G2g(∂w)x2+ by (6.3.17.5).
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This finishes the induction. 
Lemma 6.3.20. The propagator algebra P in Def. 6.3.11 satisfies the generating axiom
(6.2.1.16); i.e., the diagram (6.3.18.1) is commutative.
Proof. Wewill use the abbreviations (6.3.18.2). By the symmetry between x1 = {x1
±
}
and x2 = {x2
±
}, it suffices to show that
(λ1λ2g)(w) = (λ2g)(w) (6.3.20.1)
for g ∈ PX and w ∈ Prof((X ∖ x)inv ), where λ2g is defined in (6.3.17.1). We prove
(6.3.20.1) by induction on the length ∣w∣.
If ∣w∣ = 0, then by (6.3.8.4) and (6.3.17.4) the left side of (6.3.20.1) is:
(λ2g)(∅)∖x1+ = [g(∅)∖x2+]∖x1+ = g(∅)∖x+ = (λ2g)(∅).
For the induction step, suppose ∣w∣ ≥ 1. Then the left side of (6.3.20.1) is:
(λ2g)(w,Gλ2g(∂w))∖x1+ by (6.3.8.5)
= g(w,Gλ2g(∂w),Gg(∂w, ∂Gλ2g(∂w)))
∖x+
by (6.3.8.5)
= g(w,G2g(∂w)x1+ ,G2g(∂w)x2+)∖x+ by (6.3.19.1)
= (λ2g)(w) by (6.3.17.5).
This finishes the induction. 
The proof of the generating axiom (6.2.1.17) in Lemma 6.3.22 below will use
the following observation. Recall that the generating axiom (6.2.1.17) is really a
WD-algebra manifestation of the generating relation (3.3.19.1).
Lemma 6.3.21. In the context of Prop. 3.3.19, recall that
X =
Y
(x1 = x2) , X′ =
X
(x1 = x2) , and X
∗
= X ∖ {x12, x1, x2}.
Consider the maps:
PX
σ● = σX,x1,x2

σ● = σY,x
1,x2
// PY
PX′
Then for g ∈ PX and w ∈ Prof(X∗inv ) with length ≥ 1, the equality
G2σ●g(∂w) = (Gσ●g(∂w),Gσ●g(∂w)) (6.3.21.1)
holds. Here:
(1) σ●g ∈ PY and σ●g ∈ PX′ .
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(2) The function
Prof(X∗inv ) G
2
σ●g
// Prof(v(x1)× v(x2))
is defined as in (6.3.17.2), starting with the box Y and the wires x1 /= x2 ∈ Yout
and x1 /= x2 ∈ Yin.
(3) The function
Prof(X∗inv ) Gσ●g // Prof(v(x12))
is defined as in (6.3.8.2), starting with the box X′ and the wires x12 ∈ X
′in and
x12 ∈ X′out.
Proof. The proof is by induction on the length of w. If ∣w∣ = 1, the ∂w = ∅. So we
have:
G2σ●g(∅) = (σ●g)(∅){x1 ,x2} by (6.3.17.4)
= (g(∅)x12 , g(∅)x12) by (6.3.11.7)
= ((σ●g)(∅)x12 , (σ●g)(∅)x12) by (6.3.11.6)
= (Gσ●g(∅),Gσ●g(∅)) by (6.3.8.4)
For the induction step, suppose ∣w∣ ≥ 2. Then we have:
G2σ●g(∂w) = (σ●g)(∂w,G2σ●g(∂2w)){x1,x2} by (6.3.17.5)
= (σ●g)(∂w,Gσ●g(∂2w),Gσ●g(∂2w)){x1,x2} by induction hypothesis
= (g(∂w,Gσ●g(∂2w),Gσ●g(∂2w))x12 , same) by (6.3.11.7)
= ((σ●g)(∂w,Gσ●g(∂2w))x12 , same) by (6.3.11.6)
= (Gσ●g(∂w),Gσ●g(∂w)) by (6.3.8.5)
This finishes the induction. 
Lemma 6.3.22. The propagator algebra P in Def. 6.3.11 satisfies the generating axiom
(6.2.1.17); i.e., the diagram
PX
σ● = σX,x1,x2

σ● = σY,x
1,x2
// PY
λ(1) =λY,x(1)
// PY∖x(1)
λ(2) =λY∖x(1),x(2)

PX′
λ=λX′ ,x
// PX∗
is commutative.
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Proof. For g ∈ PX and w ∈ Prof(X∗inv ), we will prove the desired equality
(λσ●g)(w) = (λ(2)λ(1)σ●g)(w) ∈ Prof(X∗outv ) (6.3.22.1)
by induction on the length of w. If ∣w∣ = 0, then both sides of (6.3.22.1) are equal to
g(∅)
∖x12 .
For the induction step, suppose ∣w∣ ≥ 1. Then we have:
(λσ●g)(w) = (σ●g)(w,Gσ●g(∂w))
∖x12
by (6.3.8.5)
= g(w,Gσ●g(∂w),Gσ●g(∂w))
∖x12
by (6.3.11.6)
= g(w,G2σ●g(∂w))
∖x12
by (6.3.21.1)
= (σ●g)(w,G2σ●g(∂w))
∖{x1,x2} by (6.3.11.7)
= (λ(2)λ(1)σ●g)(w) by (6.3.17.5) and (6.3.20.1)
This finishes the induction. 
Remark 6.3.23. To see that our definition of the propagator algebra P in Def. 6.3.11
agrees with the one in [RS13] (Section 3), recall that our version of the propagator
algebra is based on Def. 6.2.1. On the other hand, the propagator algebra in [RS13]
is based on Def. 6.1.2, which is equivalent to Def. 6.1.3. A direct inspection of
[RS13] (Announcement 3.3.3 and Eq. (17)) reveals that their structure map of P,
when applied to the generating wiring diagrams (section 3.1), reduces to our 8
generating structure maps in Def. 6.3.11. Theorem 6.2.2 then guarantees that the
two definitions are equivalent.
6.4. Algebras over the Operad of Normal Wiring Diagrams
The purpose of this section is to provide a finite presentation for algebras over the
BoxS-colored operad WD● of normal wiring diagrams (Prop. 5.3.5). We begin by
defining these algebras in terms of finitely many generators and relations. Recall
from Def. 5.3.6 that a normal generating wiring diagram is a generating wiring dia-
gram that is not a 1-delay node δd.
Definition 6.4.1. AWD●-algebra A consists of the following data.
(1) For each X ∈ BoxS, A is equipped with a class AX called the X-colored entry
of A.
(2) It is equipped with the 7 generating structure maps in Def. 6.2.1 correspond-
ing to the normal generating wiring diagrams.
This data is required to satisfy the same 28 generating axioms in Def. 6.2.1.
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The next observation is the WD● version of Theorem 6.2.2. It guarantees that
the two existing definitions of a WD●-algebra are equivalent. The first one (Def.
6.1.3) is in terms of a general structure map satisfying an associativity axiom for a
general operadic composition. The other one (Def. 6.4.1) is in terms of 7 generating
structure maps and 28 generating axioms regarding the normal generating wiring
diagram. Therefore, algebras overWD● have a finite presentation.
Theorem 6.4.2. For the operad WD● of normal wiring diagrams (Prop. 5.3.5), Def. 6.1.3
with O =WD● and Def. 6.4.1 of aWD●-algebra are equivalent.
Proof. Simply restrict the proof of Theorem 6.2.2 to normal (generating) wiring
diagrams. Instead of Theorem 5.1.11, here we use Theorem 5.3.7 for the existence
of a presentation involving only normal generating wiring diagrams. 
Remark 6.4.3. In [Spi15b] (Def. 4.1–4.4) several closely relatedWD●-algebras were
defined, although they appeared in the language of symmetric monoidal cate-
gories. By Theorem 6.4.2 each of theseWD●-algebras has a finite presentation with
7 generating structure maps and 28 generating axioms as in Def. 6.4.1. In Section
6.5 we will discuss one of theseWD●-algebras and its finite presentation. In Section
6.7 we will discuss a similar algebra of open dynamical systems over the operad
WD0 of strict wiring diagrams. Essentially the same formalism applies to the other
WD●-algebras in [Spi15b].
6.5. Finite Presentation for the Algebra of Discrete Systems
The purpose of this section is to provide a finite presentation for the algebra of
discrete systems introduced in [Spi15b] (Definition 4.9). Let us first recall some
definitions from [Spi15b] (Sections 2.1 and 4.1).
Assumption 6.5.1. Throughout this section, S denotes the class of sets. So BoxS =
BoxSet, and WD● is the BoxSet-colored operad of normal wiring diagrams (Prop.
5.3.5).
Definition 6.5.2. Suppose A and B are sets. An (A,B)-discrete system is a triple(T, f rd, f up) consisting of:
(1) a set T, called the state set;
(2) a function f rd ∶ T // B, called the readout function;
(3) a function f up ∶ A× T // T, called the update function.
Definition 6.5.3. Suppose X = (Xin,Xout) ∈ BoxS is a box. An X-discrete system is an(Xinv ,Xoutv )-discrete system, where
Xinv = ∏
x∈Xin
v(x) and Xoutv = ∏
x∈Xout
v(x) ∈ Set
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as in (6.3.4.1) (but with sets instead of pointed sets). In other words, an X-discrete
system is a triple (T, f rd, f up) such that T is a set and that
T
f rd
// Xoutv and X
in
v × T
f up
// T
are functions. The collection of all X-discrete systems is denoted by DS(X).
Example 6.5.4. If X = ∅ ∈ BoxS is the empty box, then X
in
v = X
out
v = ∗ by convention.
A readout function f rd ∶ T // ∗ gives no information, and ∗× T ≅ T. So
DS(∅) = {(T, f up) ∶ T ∈ Set, f up ∶ T // T a function}. (6.5.4.1)
In particular, the collection DS(∅) is not a set but a proper class. This example
explains why in Def. 6.1.2 we defined an entry of an operad algebra to be a class
and not a set.
Example 6.5.5. Suppose X is the box with Xin = {x1, x2}, Xout = {x1, x2}, and values
v(x1) = {a1, b1}, v(x2) = {a2, b2}, v(x1) = {a1, b1}, and v(x2) = {a2, b2}.
x1
x2
x1
x2
An X-discrete system is an (Xinv ,Xoutv )-discrete system, where
Xinv = v(x1) × v(x2) = {a1, b1}× {a2, b2};
Xoutv = v(x1)× v(x2) = {a1, b1}× {a2, b2}.
Suppose T = {1, 2} is the state set. There is an X-discrete system (T, f rd, f up) with
the readout function f rd ∶ T // Xoutv and update function f
up ∶ Xinv × T
// T de-
fined as follows.
f rd(1) = (a1, a2) f up((a1, a2), 1) = 1 f up((a1, a2), 2) = 1
f rd(2) = (b1, a2) f up((a1, b2), 1) = 2 f up((a1, b2), 2) = 1
f up((b1, a2), 1) = 2 f up((b1, a2), 2) = 2
f up((b1, b2), 1) = 1 f up((b1, b2), 2) = 2
Visually it can also be represented by the transition diagram:
state = 1
readout = (a1, a2)
state = 2
readout = (b1, a2)
(a1 , a2)
(b1, b2)
(a1 , b2)
(b1, a2)
(b1, a2)
(b1, b2)
(a1 , a2)
(a1 , b2)
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For example, the arrow labeled (b1, a2) from the box for state 1 to the box for state
2 represents the value f up((b1, a2), 1) = 2, and likewise for the other arrows.
We now define the algebra of discrete systems in terms of 7 very simple gener-
ating structure maps.
Definition 6.5.6. The algebra of discrete systems is the WD●-algebra DS in the sense
of Def. 6.4.1 defined as follows. For each X ∈ BoxS, the X-colored entry is the class
DS(X) of X-discrete systems in Def. 6.5.3
The 7 generating structure maps–as in Def. 6.2.1 but without δd–are defined as
follows.
(1) Corresponding to the empty wiring diagram ǫ ∈ WD●(∅) (Def. 3.1.1), the
chosen element in DS(∅) (6.5.4.1) is the pair (∗, Id)with:
● the one-point set ∗ as its state set;
● the identity map as its update function.
(2) Corresponding to each name change τX,Y ∈ WD●(YX) (Def. 3.1.3), the struc-
ture map
DS(X) τX,Y
=
// DS(Y)
is the identity map, using the fact that Xinv = Y
in
v and X
out
v = Y
out
v .
(3) Corresponding to a 2-cell θX,Y ∈ WD●(X∐YX,Y ) (Def. 3.1.4), it has the structure
map
DS(X) ×DS(Y)
θX,Y

((TX , f rdX , f upX ), (TY, f rdY , f upY ))
❴

DS(X ∐Y) (TX × TY, f rdX × f rdY , f upX × f upY )
using the fact that
(X ∐Y)inv = Xinv ×Yinv and (X ∐Y)outv = Xoutv ×Youtv .
(4) Corresponding to a 1-loop λX,x ∈ WD●(X∖xX ) (Def. 3.1.5) with x = (x−, x+) ∈
Xin ×Xout (so v(x+) = v(x−)), it has the structure map
DS(X) λX,x // DS(X ∖ x) (T, f rd, f up) ✤ // (T, f rd
∖x, f
up
∖x)
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in which, for (y, t) ∈ (X ∖ x)inv × T:
f rd(t) = ( f rd(t)∖x+ , f rd(t)x+) ∈ Xoutv = (X ∖ x)outv × v(x+);
f rd
∖x(t) = f rd(t)∖x+ ∈ (X ∖ x)outv ;
f up∖x(y, t) = f up((y, f rd(t)x+), t).
(5) Corresponding to an in-split σX,x1 ,x2 ∈ WD●(YX) (Def. 3.1.6) with v(x1) =
v(x2) and Y = X/(x1 = x2), it has the structure map
DS(X) σX,x1,x2 // DS(Y) (T, f rd, f up) ✤ // (T, f rd,σ● f up)
in which the update function is
(σ● f up)(y, t) = f up(σ●y, t)
for (y, t) ∈ Yinv × T. Here σ●y ∈ Xinv is obtained from y by using the v(x12)-
entry of y in both the v(x1)-entry and the v(x2)-entry, where x12 ∈ Yin is
the identified element of x1 and x2.
(6) Corresponding to an out-split σY,y1 ,y2 ∈ WD●(YX) (Def. 3.1.7) with v(y1) =
v(y2) and X = Y/(y1 = y2), it has the structure map
DS(X) σY,y1,y2 // DS(Y) (T, f rd, f up) ✤ // (T,σ● f rd, f up)
in which the readout function is
(σ● f rd)(t) = σ●( f rd(t)) ∈ Youtv
for t ∈ T. Here σ●( f rd(t)) is obtained from f rd(t) ∈ Xoutv by using its v(y12)-
entry in both the v(y1)-entry and the v(y2)-entry, where y12 ∈ Xout is the
identified element of y1 and y2.
(7) Corresponding to a 1-wasted wire ωY,y ∈ WD●(YX) (Def. 3.1.8) with y ∈ Yin
and X = Y ∖ y, it has the structure map
DS(X) ωY,y // DS(Y) (T, f rd, f up) ✤ // (T, f rd,ω f up)
in which the update function is
(ω f up)(z, t) = f up(z
∖y, t)
for (z, t) ∈ Yinv × T. Here z∖y ∈ Xinv is obtained from z by removing the
v(y)-entry.
This finishes the definition of theWD●-algebra of discrete systems.
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Remark 6.5.7. In [Spi15b] (Example 2.7) the image of θX,Y is called the parallel
composition. The structure map λX,x corresponding to a 1-loop was discussed in
[Spi15b] (Example 2.9). The structure maps σX,x1,x2 and σ
Y,y1,y2 corresponding to
an in-split and an out-split were discussed in [Spi15b] (Example 2.8).
The following four examples refer to the X-discrete system (T, f rd, f up) in Ex-
ample 6.5.5, where Xin = {x1, x2}, Xout = {x1, x2}, v(xi) = {ai, bi}, and v(xi) = {ai, bi}
for i = 1, 2. Let us consider the effects of some of the structure maps in Def. 6.5.6 on(T, f rd, f up) ∈ DS(X).
Example 6.5.8. Suppose a1 = a
1 and b1 = b
1, so v(x1) = {a1, b1} = v(x1). Suppose
X ∖ x is the box obtained from X by removing x = {x1, x1}, so (X ∖ x)inv = v(x2) and(X ∖ x)outv = v(x2). Consider the 1-loop (Def. 3.1.5)
X
x1 x1(X ∖ x)in (X ∖ x)out
λX,x
inWD●(X∖xX ). Then
λX,x(T, f rd, f up) = (T, f rd∖x , f up∖x) ∈ DS(X ∖ x)
is the (X ∖ x)-discrete system with update and readout functions
(X ∖ x)inv × T = {a2, b2}× T f
up
∖x
// T
f rd∖x
// {a2, b2} = (X ∖ x)outv .
Its transition diagram is:
state = 1
readout = a2
state = 2
readout = a2
a2
b2
a2
b2
For instance, we have
f up∖x(a2, 1) = f up((a2, f rd(1)x1), 1) = f up((a1, a2), 1) = 1,
which explains the loop at state 1 labeled a2. Similar calculation yields the rest of
the update function and the readout function.
Example 6.5.9. Suppose a1 = a2 and b1 = b2, so v(x1) = {a1, b1} = v(x2). Suppose Y
is the box X/(x1 = x2), so Yinv = v(x1) and Youtv = Xoutv . Consider the in-split (Def.
3.1.6)
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X
x1
x2
Yin
y
Yout
σX,x1,x2
inWD●(YX). Then
σX,x1 ,x2(T, f rd, f up) = (T, f rd,σ● f up) ∈ DS(Y)
is the Y-discrete system with update and readout functions
Yinv × T = {a1, b1}× T σ● f
up
// T
f rd
// Youtv = {a1, b1}× {a2, b2}.
Its transition diagram is:
state = 1
readout = (a1, a2)
state = 2
readout = (b1, a2)
a1
b1
b1
a1
For instance, we have
(σ● f up)(a1, 2) = f up((a1, a2), 2) = 1,
which explains the arrow from state 2 to state 1 labeled a1. Similar calculation
yields the rest of the update function.
Example 6.5.10. Suppose Z is a box with z /= z′ in Zout such that v(z) = v(z′) = v(x1)
and that Z/(z = z′) = X. So Zinv = Xinv and Zoutv = v(x1)× v(x1)× v(x2). Consider the
out-split (Def. 3.1.7)
X
x1
Zin Zout
z
z′
σZ,z,z
′
inWD●(ZX). Then
σZ,z,z
′(T, f rd, f up) = (T,σ● f rd, f up) ∈ DS(Z)
is the Z-discrete systemwith update and readout functions
Zinv × T = X
in
v × T
f up
// T
σ● f rd
// Zoutv .
Its transition diagram is:
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state = 1
readout = (a1, a1, a2)
state = 2
readout = (b1, b1, a2)
(a1 , a2)
(b1, b2)
(a1 , b2)
(b1, a2)
(b1, a2)
(b1, b2)
(a1 , a2)
(a1 , b2)
This transition diagram is the same as that of (T, f rd, f up), except for the values of
the readout function at states 1 and 2.
Example 6.5.11. Suppose W is a box such that W ∖w = X for some w ∈ W in. So
W inv = v(w) ×Xinv andWoutv = Xoutv . Consider the 1-wasted wire (Def. 3.1.8)
XW in
w
Wout
ωW,w
inWD●(WX). Then
ωW,w(T, f rd, f up) = (T, f rd,ω f up) ∈ DS(W)
is theW-discrete system with update and readout functions
W inv × T = v(w) ×Xinv × T ω f
up
// T
f rd
// Woutv .
Its transition diagram is:
state = 1
readout = (a1, a2)
state = 2
readout = (b1, a2)
(s, a1, a2)
(s, b1, b2)
(s, a1, b2)
(s, b1, a2)
(s, b1, a2)
(s, b1, b2)
(s, a1, a2)
(s, a1, b2)
Here each double arrow⇒ represents the set of arrows as s runs through v(w). For
instance, for each s ∈ v(w) we have
(ω f up)((s, a1, b2), 1) = f up((a1, b2), 1) = 2,
which explains the double arrow from state 1 to state 2 labeled (s, a1, b2). Similar
calculation yields the rest of the update function.
The following observation ensures that DS is a well-defined WD●-algebra, i.e.,
that it satisfies the generating axioms.
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Theorem 6.5.12. The algebra of discrete systems DS in Def. 6.5.6 is actually a WD●-
algebra in the sense of Def. 6.4.1, hence also in the sense of Def. 6.1.3 by Theorem 6.4.2.
Proof. We must check that DS satisfies the 28 generating axioms in Def. 6.2.1,
which are all trivial to check. For example, the generating axiom (6.2.1.17) says that,
in the setting of (3.3.19.1) with X∗ = X ∖ {x12, x1, x2} and v(x12) = v(x1) = v(x2), the
diagram
DS(X) σY,x1,x2 //
σX,x1,x2

DS(Y) λY,x(1) // DS(Y ∖ x(1))
λY∖x(1),x(2)

DS(X′) λX′,x // DS(X∗)
is commutative. When applied to a typical element (T, f rd, f up) ∈ DS(X), a sim-
ple direct inspection reveals that both compositions in the above diagram yield(T, grd, gup) ∈ DS(X∗), in which
grd(t) = f rd(t)
∖x12 ;
gup(y, t) = f up((y, f rd(t)x12 , f rd(t)x12), t)
Here for (y, t) ∈ X∗inv × T, we have
f rd(t) = ( f rd(t)
∖x12 , f
rd(t)x12) ∈ Xoutv = X∗outv × v(x12);
(y, f rd(t)x12 , f rd(t)x12) ∈ X∗inv × v(x1)× v(x2) = Xinv .
The other generating axioms are checked similarly. 
Remark 6.5.13. Our definition of the algebra of discrete systemsDS actually agrees
with the one in [Spi15b] (Example 2.7 and Def. 4.9). To see this, note that Spivak’s
definition is essentially based on Def. 6.1.2, except that it is stated in terms of sym-
metric monoidal categories. Spivak’s structure map of DS, when applied to the 7
normal generating wiring diagrams (Def. 5.3.6(1)), agrees with ours in Def. 6.5.6.
So Theorems 6.4.2 and 6.5.12 imply that the two definitions of DS–namely, the one
in [Spi15b] and our Def. 6.5.6–are equivalent.
6.6. Algebras over the Operad of Strict Wiring Diagrams
The purpose of this section is to provide a finite presentation for algebras over the
BoxS-colored operad WD0 of strict wiring diagrams (Prop. 5.4.6). We begin by
defining these algebras in terms of finitely many generators and relations. Recall
from Def. 5.4.7) that:
(1) The strict generating wiring diagrams are the empty wiring diagram ǫ, a
name change τX,Y, a 2-cell θX,Y, and a 1-loop λX,x.
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(2) The strict elementary relations are the 8 elementary relations that involve
only strict generating wiring diagrams on both sides.
Definition 6.6.1. AWD0-algebra A consists of the following data.
(1) For each X ∈ BoxS, A is equipped with a class AX called the X-colored entry
of A.
(2) It is equipped with the 4 generating structure maps in Def. 6.2.1 correspond-
ing to the strict generating wiring diagrams.
This data is required to satisfy the 8 generating axioms in Def. 6.2.1 corresponding
to the strict elementary relations, namely, (6.2.1.9), (6.2.1.10), (6.2.1.11), (6.2.1.12),
(6.2.1.13), (6.2.1.14), (6.2.1.15), and (6.2.1.16).
The next observation is theWD0 version of Theorems 6.2.2 and 6.4.2. It gives a
finite presentation forWD0-algebras.
Theorem 6.6.2. For the operad WD0 of strict wiring diagrams (Prop. 5.4.6), Def. 6.1.3
with O =WD0 and Def. 6.6.1 of aWD0-algebra are equivalent.
Proof. Simply restrict the proof of Theorem 6.2.2 to strict (generating) wiring dia-
grams. Instead of Theorem 5.1.11, here we use Theorem 5.4.8 for the existence of a
presentation involving only strict generating wiring diagrams. 
6.7. Finite Presentation for the Algebra of Open Dynamical Systems
The purpose of this section is to provide a finite presentation for the algebra of open
dynamical systems introduced in [VSL15]. In [VSL15] the algebra of open dynam-
ical systems Gwas defined and verified using essentially Def. 6.1.2 but in the form
of symmetric monoidal categories and monoidal functors. Our definition of G in
Def. 6.7.7 is based on Def. 6.6.1, which involves four relatively simple generating
structure maps. Our verification that G is actually aWD0-algebra in Theorem 6.7.9
boils down to verifying the generating axiom (6.2.1.16) for a double-loop. This is
a simple exercise involving the definition of the generating structure map corre-
sponding to a 1-loop (6.7.7.4). The equivalence between the two definitions of the
algebra of open dynamical systems is explained in Remark 6.7.10.
Let us first recall the setting of [VSL15]. For the definitions of the basic objects
in differential geometry that appear below, the reader may consult, for example,
[Hel78] (Ch.1).
Assumption 6.7.1. Throughout this section:
(1) S is a chosen set of representatives of isomorphism classes of second-countable
smooth manifolds, henceforth called manifolds.
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(2) The operad of strict wiring diagrams WD0 (Prop. 5.4.6) is defined using
this choice of S.
(3) All the maps between manifolds are smooth maps.
(4) For a manifold M, denote by π ∶ TM // M the projection map of the
tangent bundle.
Definition 6.7.2. Suppose (M, v) ∈ FinS is an S-finite set (Def. 2.2.6).
(1) Define
Mv = ∏
m∈M
v(m) ∈ S. (6.7.2.1)
(2) For a subset I ⊆ M and x = (xm)m∈M ∈ Mv, define
xI = (xm)m∈I ∈ Iv =∏
m∈I
v(m)
x
∖I = (xm)m∈M∖I ∈ (M ∖ I)v = ∏
m∈M∖I
v(m). (6.7.2.2)
Definition 6.7.3. An open dynamical system, or ods for short, is a tuple (M,Uin,Uout, f )
consisting of:
(1) manifolds M, Uin, and Uout;
(2) a pair of maps f = ( f in, f out),
M ×Uin
f in
//
project
%%❑
❑❑
❑❑
❑❑
❑❑
❑❑
TM
π

M
f out

M Uout
such that the left diagram is commutative.
Next is [VSL15] (Def. 4.2).
Definition 6.7.4. For each X = (Xin,Xout) ∈ BoxS, define the class
GX = {(M, f ) ∶ M ∈ FinS, (Mv,Xinv ,Xoutv , f ) is an ods} (6.7.4.1)
in which Mv, X
in
v , and X
out
v are as in (6.7.2.1).
Example 6.7.5. For the empty box ∅ = (∅,∅) ∈ BoxS and an S-finite set M, to say
that (Mv,∅v = {∗},∅v = {∗}, f ) is an open dynamical system means that f is a pair
of maps f = ( f in, f out),
Mv = Mv × {∗} f in //
Id
''❖
❖❖
❖❖
❖❖
❖❖
❖❖
❖
TMv
π

Mv
f out

Mv {∗}
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such that the left diagram is commutative. Since f out gives no information, f = f in
is equivalent to a vector field on Mv. So
G∅ = {(M, f ) ∶ M ∈ FinS, f is a vector field on Mv}. (6.7.5.1)
Example 6.7.6. SupposeW is the box withW in = {w1,w2},Wout = {w1,w2}, and all
v(−) = R, soW inv =Woutv = R2. Suppose M is the one-point set with value R. There
is an element (M, f ) ∈ GW whose structure maps
R ×R2
f in
//
π1
&&▼
▼▼
▼▼
▼▼
▼▼
▼▼
▼▼
TM = R2
π1

R
f out

R R
2
are given by
f in(x, y, z) = (x, ax + by + cz) and f out(x) = (dx, ex)
for any choice of fixed parameters a, b, c, d ∈ R.
We now define the algebra of open dynamical systems in terms of 4 generating
structure maps.
Definition 6.7.7. The algebra of open dynamical systems is the WD0-algebra G in the
sense of Def. 6.6.1 defined as follows. For each box X ∈ BoxS, the X-colored entry
is GX in (6.7.4.1).
The 4 generating structure maps (Def. 6.2.1) are defined as follows.
(1) Corresponding to the empty wiring diagram ǫ ∈ WD0(∅) (Def. 3.1.1), the
structure map
∗
ǫ
// G∅ (6.7.7.1)
sends ∗ to (∅,∗) ∈ G∅ (6.7.5.1). Here ∅ ∈ FinS is the empty set, in which
∅v = {∗}, and in the second entry ∗ is the trivial vector field.
(2) Corresponding to a name change τX,Y ∈ WD0(YX) (Def. 3.1.3), the structure
map
GX
τX,Y
=
// GY (6.7.7.2)
is the identity map, using the fact that Xinv = Y
in
v and X
out
v = Y
out
v .
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(3) Corresponding to a 2-cell θX,Y ∈ WD0(X∐YX,Y ) (Def. 3.1.4), it has the structure
map
GX ×GY
θX,Y

((MX , fX), (MY, fY))
❴

GX∐Y (MX ∐MY, fX × fY)
(6.7.7.3)
in which MX ∐MY is the coproduct in FinS (Def. 2.2.6).
(4) Corresponding to a 1-loop λX,x ∈ WD0(X∖xX ) (Def. 3.1.5) with x = (x−, x+) ∈
Xin ×Xout, it has the structure map
GX
λX,x
// GX∖x (M, f ) ✤ // (M, f∖x). (6.7.7.4)
The maps f∖x = ( f in∖x, f out∖x ) are defined as
f in
∖x(m, y) = f in(m, ( f out(m)x+ , y)) ∈ TMv
f out
∖x (m) = f out(m)∖x+ ∈ (X ∖ x)outv
for m ∈ Mv and y ∈ (X ∖ x)inv . Recalling that f out(m) ∈ Xoutv , the elements
f out(m)x+ ∈ v(x+) = v(x−) and f out(m)∖x+ ∈ (X ∖ x)outv
are as in (6.7.2.2).
This finishes the definition of theWD0-algebra of open dynamical systems.
Example 6.7.8. This is a continuation of Example 6.7.6, where W is the box with
W in = {w1,w2} and Wout = {w1,w2} and M is the one-point set, all with v(−) = R.
SupposeW ∖w is the box obtained fromW by removing w = {w1,w1}, so
(W ∖w)inv = (W ∖w)outv = R.
Consider the 1-loop (Def. 3.1.5)
W
w1 w1(W ∖w)in (W ∖w)out
λW,w
inWD0(W∖wW ). Then λW,w(M, f ) = (M, f∖w) ∈ GW∖w has structure maps
R ×R
f in∖w
//
π1
&&▼
▼▼
▼▼
▼▼
▼▼▼
▼▼
▼ TM = R
2
π1

R
f out∖w

R R
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given by
f out
∖w (x) = f out(x)∖w1 = (dx, ex)∖w1 = ex;
f in
∖w(x, y) = f in(x, ( f out(x)w1 , y)) = f in(x, dx, y) = (x, (a + bd)x + cy).
The following observation ensures that G is a well-defined WD0-algebra, i.e.,
that it satisfies the generating axioms.
Theorem 6.7.9. The algebra of open dynamical systems G in Def. 6.7.7 is actually aWD0-
algebra in the sense of Def. 6.6.1, hence also in the sense of Def. 6.1.3 by Theorem 6.6.2.
Proof. Wemust check the 8 generating axioms corresponding to the strict elemen-
tary relations listed in Def. 6.6.1. All of them follow from a quick inspection of the
definitions except for (6.2.1.16). This generating axiom says that, in the setting of
the elementary relation (3.3.15.1) corresponding to a double-loop, the diagram
GX
λX,x2
//
λ
X,x1

GX∖x2
λ
X∖x2,x1

GX∖x1
λ
X∖x1,x2
// GX∖x
(6.7.9.1)
is commutative.
To prove (6.7.9.1), suppose (M, f ) ∈ GX. First define the element (M, f∖x) ∈ GX∖x
with the maps f∖x = ( f in∖x, f out∖x ),
Mv × (X ∖ x)inv f
in
∖x
//
project
''◆
◆◆
◆◆
◆◆
◆◆
◆◆
◆
TMv
π

Mv
f out∖x

Mv (X ∖ x)outv
defined as follows. Given m ∈ Mv and
y ∈ (X ∖ x)inv = ∏
y∈Xin∖{x1−,x2−}
v(y)
we define
f in
∖x(m, y) = f in(m; ( f out(m){x1+ ,x2+}, y)) ∈ TMv
f out
∖x (m) = f out(m)∖{x1+ ,x2+} ∈ (X ∖ x)outv .
Recalling that f out(m) ∈ Xoutv , the elements
f out(m){x1+ ,x2+} ∈ v(x1+)× v(x2+) = v(x1−)× v(x2−)
and f out(m)
∖{x1+,x2+} are as in (6.7.2.2).
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Now it follows from a direct inspection using the definition (6.7.7.4) that both
composites in (6.7.9.1), when applied to (M, f ), yields (M, f∖x) ∈ GX∖x. This proves
the generating axiom (6.7.9.1) for G. 
Remark 6.7.10. Our definition of the algebra of open dynamical systems G actually
agrees with the one in [VSL15] (Def. 4.4 and 4.5). To see this, note that among the
four generating structure maps in Def. 6.7.7:
● ǫ (6.7.7.1), τX,Y (6.7.7.2), and λX,x (6.7.7.4) agree with [VSL15] (Def. 4.4);
● θX,Y (6.7.7.3) agrees with [VSL15] (Def. 4.5).
Theorem 6.6.2 then implies that the two definitions ofG–namely, the one in [VSL15]
and our Def. 6.7.7–are equivalent.
6.8. Summary of Chapter 6
(1) For an S-colored operad O, an O-algebra A consists of a class Ac for each
c ∈ S and a structure map
Ac1 ×⋯× Acn
ζ
// Ad
for each ζ ∈ O( dc1,...,cn) that satisfies the associativity, unity, and equivariance
axioms.
(2) Each WD-algebra can be described using eight generating structure maps
that satisfy twenty-eight generating axioms.
(3) The propagator algebra is aWD-algebra.
(4) EachWD●-algebra can be described using seven generating structuremaps
that satisfy twenty-eight generating axioms.
(5) The algebra of discrete systems is aWD●-algebra.
(6) Each WD0-algebra can be described using four generating structure maps
that satisfy eight generating axioms.
(7) The algebra of open dynamical systems is aWD0-algebra.

Part 2
Undirected Wiring
Diagrams
The main purpose of this part is to describe the combinatorial structure of the
operad UWD of undirected wiring diagrams. The main result is a finite presenta-
tion theorem that describes the operad UWD in terms of 6 operadic generators and
17 generating relations.
The operad UWD of undirected wiring diagrams is recalled in Chapter 7. Op-
eradic generators and generating relations for the operad UWD are presented in
Chapter 8. Various decompositions of undirected wiring diagrams are given in
Chapter 9. Using the results in Chapters 8 and 9, the finite presentation theorem for
the operad UWD is proved in Chapter 10. In Chapter 11 we prove the correspond-
ing finite presentation theorem for UWD-algebras and discuss the main example
of the relational algebra. This finite presentation theorem for algebras describes
each UWD-algebra in terms of finitely many generating structure maps and rela-
tions among these maps. Also given in this Chapter is a partial verification of a
conjecture of Spivak about the rigidity of the relational algebra.
Reading Guide. The reader who already knows about pushouts of finite sets
may skip Section 7.2. In Section 7.3, where we define the operad structure on undi-
rected wiring diagrams, the reader may wish to skip the proofs of Lemmas 7.3.11
and 7.3.13 and just study the accompanying pictures.
Section 8.3 is not technically needed in later sections. However, it contains
several illuminating examples about how wasted cables can be created from undi-
rected wiring diagrams without wasted cables. So we urge the reader not to skip
these examples.
The decompositions in Chapter 9 are illustrated with a detailed example in
Section 9.1. The reader may read that section and skip the rest of the Chapter
during the first reading.
In Section 10.2, after the initial definitions and examples, the reader may skip
the proofs of Lemmas 10.2.5 and 10.2.6 and go straight to Theorem 10.2.7, the finite
presentation theorem for undirected wiring diagrams.
Chapter 7
Undirected Wiring
Diagrams
The purposes of this chapter are
(1) to recall the definition of an undirected wiring diagram (Def. 7.1.4) from
[Spi13];
(2) to give a proof that the collection of undirected wiring diagrams forms an
operad (Theorem 7.3.14).
There is a subtlety regarding the definition and the operadic composition of undi-
rected wiring diagrams; see Remark 7.1.5(4) and Example 7.3.8. Many more exam-
ples of undirected wiring diagrams and their operadic composition will be given
in the next chapter.
Fix a class S for this chapter.
7.1. Defining Undirected Wiring Diagrams
In this section, we recall the definition of an undirected wiring diagram. Recall
from Def. 2.2.6 that an S-finite set is a pair (X, v) with X a finite set and v ∶ X // S
a function, called the value assignment. Maps between S-finite sets are functions
compatible with the value assignments. The category of S-finite sets is denoted by
FinS. As in earlier chapters, if there is no danger of confusion, then we write an
S-finite set (X, v) simply as X. The number of elements in a finite set T is denoted
by ∣T∣.
As in Section 2.2 we first define undirected prewiring diagrams. Undirected
wiring diagrams are then defined as the appropriate equivalence classes.
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Motivation 7.1.1. Before we define an undirected wiring diagram precisely, let us
first provide some motivation for it. An undirected wiring diagram is a picture
similar to this:
y1
y2
y3 y4 y5
y6
Y
x1 x2 x3
x4x5x6 x2
x1
c1
c2 c3 c4
c5
c6c7
There are two input boxes X1 = {x1, . . . , x6} and X2 = {x1, x2}, an output box
Y = {y1, . . . , y6}, and seven cables {c1, . . . , c7}. In general, there can be any finite
numbers of input boxes and cables, and each input/output box is a finite set. For
each element z in the input boxes and the output box, we need to specify a cable c
to which z is connected. For instance, x4, x5, and x
2 are connected to the cable c6.
Depending on the given undirected wiring diagrams, there are four possible
kinds of cables. First, a cable may only be connected to elements in the inside boxes,
such as c6 and c7 in the picture above. Second, a cable may only be connected
to elements in the outside box, such as c1 and c5 above. Third, a cable may be
connected to elements in both the inside boxes and the outside box, such as c2 and
c3 above. Finally, there may be standalone cables that are not connected to anything
in the inside and the outside boxes, such as c4 above. Such distinction among the
set of cables will be important later when we discuss the finite presentation for
the operad of undirected wiring diagrams. We will come back to this picture in
Example 7.1.7 below.
The following definition is a slight generalization of [Spi13] (Examples 2.1.7
and 4.1.1); see Remark 7.1.5.
Definition 7.1.2. Suppose S is a class. An undirected S-prewiring diagram is a tuple
ϕ = (X,Y,C, f , g) (7.1.2.1)
consisting of the following data.
(1) Y ∈ FinS, called the output box of ϕ. An element in Y is called an output wire
for ϕ.
(2) X = (X1, . . . ,Xn) is a FinS-profile for some n ≥ 0 (Def. 2.1.1); i.e., each
Xi ∈ FinS.
● We call Xi the ith input box of ϕ.
● An element in each Xi is called an input wire for ϕ.
● Denote by X =∐ni=1Xi ∈ FinS the coproduct.
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● Each element in X ∐Y is called a wire.
(3) C ∈ FinS, called the set of cables of ϕ. Each element in C is called a cable.
(4) f and g are maps in the diagram, called a cospan
X1 ∐⋯∐Xn = X
f
// C Y
g
oo (7.1.2.2)
in FinS.
● f is called the input soldering function and g the output soldering func-
tion.
● If f (x) = c, then we say that x is soldered to c and that c is soldered to x
via f . If g(y) = c, then we say that y is soldered to c and that c is soldered
to y via g.
● If c ∈ C is a cable and if m = ∣ f −1(c)∣ and n = ∣g−1(c)∣, then c is called an(m,n)-cable.
● A (0, 0)-cable is also called a wasted cable. In other words, a wasted
cable is a cable that is in neither the image of f nor the image of g.
Given Y and X, we will denote ϕ as either the tuple (C, f , g) or the cospan (7.1.2.2).
Remark 7.1.3. In Def. 2.2.7 an S-box is an element in FinS × FinS. In the context of
undirected (pre)wiring diagrams, the name box refers to an element in FinS, such
as the output box or one of the input boxes. The context itself should make it clear
what box means.
The cables tell us how to wire the input wires and the output wires together.
So the names of the cables should not matter. This is made precise in the following
definition.
Definition 7.1.4. Suppose ϕ = (X,Y,C, f , g) and ϕ′ = (X,Y,C′, f ′, g′) are two undi-
rected S-prewiring diagrams with the same output box Y and input boxes X.
(1) An equivalence h ∶ ϕ // ϕ′ is an isomorphism h ∶ C // C′ ∈ FinS such that
the diagram
X
f
//
f ′
!!❈
❈❈
❈❈
❈❈
❈ C
h≅

Y
g
oo
g′
}}④④
④④
④④
④④
C′
in FinS is commutative.
(2) We say that ϕ and ϕ′ are equivalent if there exists an equivalence ϕ // ϕ′.
(3) An undirected S-wiring diagram is an equivalence class of undirected S-
prewiring diagrams. If S is clear from the context, we will drop S and
just say undirected wiring diagram.
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(4) The class of undirected S-wiring diagrams with output box Y and input
boxes X = (X1, . . . ,Xn) is denoted by
UWD(YX) or UWD( YX1,...,Xn). (7.1.4.1)
The class of all undirected S-wiring diagrams is denoted by UWD. If we
want to emphasize the class S, we will write UWDS.
Remark 7.1.5. Consider Def. 7.1.2 and 7.1.4.
(1) If S = {∗}, a one-point set, then what we call an undirected {∗}-wiring
diagram is called a singly-typed wiring diagram in [Spi13] (Example 2.1.7).
(2) If S = Set, the collection of sets, then what we call an undirected Set-wiring
diagram is called a typed wiring diagram in [Spi13] (Example 4.1.1).
(3) Cospans (7.1.2.2) are also used in other work about processes and net-
works. For example, cospans in a category, rather than just FinS, are used
in [Fon15]. That setting is then used in [BF15, BFP16] to study passive
linear networks and Markov processes.
(4) In the book [Spi14] p.464 (but not in [Spi13] Example 2.1.7), Spivak’s defi-
nition of an undirected {∗}-wiring diagram is slightly different from ours.
More precisely, Spivak insisted that the maps ( f , g) in the cospan (7.1.2.2)
be jointly surjective, meaning that there are no wasted cables. However,
undirected wiring diagrams whose structure maps ( f , g) are jointly sur-
jectivity are not closed under the operad structure in UWD, to be defined
in Section 7.3. In Example 7.3.8 and Section 8.3 we will illustrate that the
operadic composition of undirected wiring diagrams without wasted ca-
bles can have wasted cables. In other words, while individual undirected
wiring diagrams may have no wasted cables, the operadic composition
can actually create wasted cables. So there is no such thing as the operad
of undirected wiring diagrams without wasted cables. In [Fon15] (Def.
3.1) Fong also used cospans, but did not insist that they be jointly surjec-
tive in any way.
Convention 7.1.6. To simplify the presentation, we usually suppress the differ-
ence between an undirected prewiring diagram and an undirectedwiring diagram.
Each undirected wiring diagram ϕ = (X,Y,C, f , g) has a unique representative in
which:
● each cable is an element in S;
● the value assignment v ∶ C // S sends each cable to itself.
Unless otherwise specified, we will always use this representative of an undirected
wiring diagram.
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Example 7.1.7. Suppose S is any class. Consider the undirected wiring diagram
ϕ ∈ UWD( YX1,X2) defined as follows.
● The input boxes are X1 = {x1, x2, x3, x4, x5, x6} and X2 = {x1, x2} ∈ FinS.
● The output box is Y = {y1, y2, y3, y4, y5, y6} ∈ FinS.
● The set of cables is C = {c1, c2, c3, c4, c5, c6, c7} ∈ FinS.
Their value assignments satisfied the following conditions:
● v(c1) = v(y1) = v(y2) ∈ S.
● v(c2) = v(x1) = v(y3) ∈ S.
● v(c3) = v(x2) = v(x3) = v(x1) = v(y4) = v(y5) ∈ S.
● v(c4) ∈ S is arbitrary.
● v(c5) = v(y6) ∈ S.
● v(c6) = v(x4) = v(x5) = v(x2) ∈ S.
● v(c7) = v(x6) ∈ S.
The input and the output soldering functions
X1 ∐X2
f
// C Y
g
oo
are defined as follows:
● c1 = g(y1) = g(y2) is a (0, 2)-cable.
● c2 = f (x1) = g(y3) is a (1, 1)-cable.
● c3 = f (x2) = f (x3) = f (x1) = g(y4) = g(y5) is a (3, 2)-cable.
● c4 is a (0, 0)-cable, i.e., a wasted cable.
● c5 = g(y6) is a (0, 1)-cable.
● c6 = f (x4) = f (x5) = f (x2) is a (3, 0)-cable.
● c7 = f (x6) is a (1, 0)-cable.
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Graphically we represent this undirectedwiring diagram ϕ ∈ UWD( YX1,X2) as follows.
y1
y2
y3 y4 y5
y6
Y
x1 x2 x3
x4x5x6 x2
x1
c1
c2 c3 c4
c5
c6c7
(7.1.7.1)
The input boxes X1 = {x1, . . . , x6} and X2 = {x1, x2} are drawn as the smaller boxes
inside. The output box Y = {y1, . . . , y6} is drawn as the outer rectangle. Each ele-
ment within each box is drawn along the boundary, either just inside (as in X1 and
X2) or just outside (as inY). Note that no orientation is attached to the sides of these
squares and rectangles. For example, we could have drawn y6 ∈ Y on the bottom
side of the outer rectangle. Each cable ci ∈ C is drawn as a small gray disk, which is
not to be confused with a delay node in a wiring diagram (such as d in (2.2.18.1)).
The soldering functions f and g tell us how to connect the wires in X = X1 ∐X2 and
Y to the cables. We will revisit this example in Example 9.1.2 below.
7.2. Pushouts
The operadic composition on the collection of undirected wiring diagrams UWD
(Def. 7.1.4) involves the basic categorical concept of a pushout, which we recall in
this section. The reader may consult [Awo10] (5.6) and [Mac98] (p.65-66) for more
discussion of pushouts. Roughly speaking, a pushout is a way of summing two
objects with some identification. We will only use the following definition when
the category is FinS (Def. 2.2.6), so the reader may simply take the category C below
to be FinS and objects and maps to be those in FinS.
Definition 7.2.1. Suppose C is a category (Def. 2.2.2), and
Y X
f
oo
g
// Z (7.2.1.1)
is a diagram in C. Then a pushout of this diagram is a tuple (W,α, β) consisting of
an objectW ∈ C and maps α ∶ Y // W and β ∶ Z // W in C such that the following
two conditions hold.
(1) The square
X
f

g
// Z
β

Y
α
// W
in C is commutative, i.e., α f = βg.
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(2) Suppose (W′,α′, β′) is another such tuple, i.e., α′ f = β′g. Then there exists
a unique map h ∶W // W′ in C such that the diagram
X
f

g
// Z
β
 β′

Y
α
//
α′ //
W
h
❊❊
❊❊
""❊
❊❊
❊
W′
(7.2.1.2)
in C is commutative, i.e., α′ = hα and β′ = hβ.
If a pushout exists, then by definition it is unique up to unique isomorphisms.
In a general category, a pushout may not exist for a diagram of the form (7.2.1.1).
Even if it exists, it may be difficult to describe. Luckily, for S-finite sets (Def. 2.2.6),
pushouts always exist and are easy to describe, as the following observation shows.
Proposition 7.2.2. In the category FinS of S-finite sets, each diagram of the form (7.2.1.1)
has a pushout given by the quotient
W =
Y ∐Z
{ f (x) = g(x) ∶ x ∈ X} (7.2.2.1)
taken in FinS.
Proof. Themaps α ∶ Y // W and β ∶ Z // W are the obviousmaps, each being the
inclusion into Y ∐ Z followed by the quotient map to W. Then the tuple (W,α, β)
has the required universal property of a pushout in FinS. 
Example 7.2.3. A commutative square with opposite identity maps is a pushout
square. In other words, a pushout of the diagram
X X
=
oo
g
// Z
in any category is given by the commutative square
X
=

g
// Z
=

X
g
// Z
as can be checked by a direct inspection.
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7.3. Operad Structure
Fix a class S. In this sectionwe define the FinS-colored operad structure (Def. 2.1.10)
on the collection of undirected wiring diagrams UWD (Def. 7.1.4). When S is either{∗} or the collection of sets, this operad structure on UWD was first introduced in
[Spi13] using the structure map γ (2.1.3.2).
Definition 7.3.1 (Equivariance in UWD). Suppose Y ∈ FinS, X = (X1, . . . ,Xn) is a
FinS-profile of length n, and σ ∈ Σn is a permutation. Define the function
UWD( YX1,...,Xn) = UWD(YX) σ≅ // UWD( YXσ) = UWD( YXσ(1),...,Xσ(n)) (7.3.1.1)
by sending ϕ = (C, f , g) ∈ UWD(YX) to ϕ = (C, f , g) ∈ UWD( YXσ), using the fact that
∐ni=1 Xi =∐
n
i=1 Xσ(i).
In other words, the equivariant structure in UWD simply relabels the input
boxes.
Next we define the colored units in UWD. The Y-colored unit in UWD, for
Y ∈ FinS, may be depicted as follows.
Y
Y⋮
Definition 7.3.2 (Units in UWD). For each Y ∈ FinS, the Y-colored unit is defined as
the undirected wiring diagram
1Y = ( Y = // Y Y=oo ) ∈ UWD(YY). (7.3.2.1)
Motivation 7.3.3. Next we define the ○i-composition in UWD. The operadic com-
position ϕ ○i ψ can be visualized in the following picture.
ϕ
⋯
X1
Xi
Xn
ψ
○i
(7.3.3.1)
Intuitively, to form the operadic composition ϕ ○i ψ in UWD, we replace the ith
input box Xi in ϕ by the input boxes in ψ. The set of cables in ψ is added to the
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set of cables in ϕ, with appropriate identification from the input and the output
soldering functions in ϕ and ψ.
The following notation will be useful in the definition of the ○i-composition.
Notation 7.3.4. Suppose X = (X1, . . . ,Xn) is a FinS-profile.
(1) Write X = X1 ∐⋯∐Xn ∈ FinS.
(2) For integers i and j, define
X[i,j] =
⎧⎪⎪⎨⎪⎪⎩
Xi ∐⋯∐Xj if 1 ≤ i ≤ j ≤ n;
∅ otherwise.
(7.3.4.1)
Definition 7.3.5 (○i-Composition in UWD). Suppose:
● ϕ = { X fϕ // Cϕ Ygϕoo } ∈ UWD(YX) with X = (X1, . . . ,Xn), n ≥ 1, and
1 ≤ i ≤ n;
● ψ = { W fψ // Cψ Xigψoo } ∈ UWD(XiW) with ∣W∣ = m ≥ 0.
Define the undirected wiring diagram
ϕ ○i ψ = (C, f , g) ∈ UWD( YX○iW)
as the cospan
Y
gϕ

g

X1 ∐⋯∐Xn
fϕ
//
(Id,gψ,Id)

pushout
Cϕ

X[1,i−1] ∐W ∐X[i+1,n]
(Id, fψ,Id)
//
f
55X[1,i−1] ∐Cψ ∐X[i+1,n] // C
(7.3.5.1)
in FinS. Here:
● The square is a pushout in FinS, which always exists by Prop. 7.2.2.
● The S-finite setsW, X[1,i−1], and X[i+1,n] are as in Notation 7.3.4.
● The FinS-profile
X ○iW = (X1, . . . ,Xi−1,W,Xi+1, . . . ,Xn)
is as in (2.1.10.2).
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● Themap f is the bottomhorizontal composition, and themap g is the right
vertical composition.
In the following observation, we describe the undirected wiring diagram ϕ ○i ψ
more explicitly.
Proposition 7.3.6. Consider the diagram (7.3.5.1).
(1) A choice of a pushout C is the quotient
C =
Cϕ ∐Cψ
{ fϕ(x) = gψ(x) ∶ x ∈ Xi} (7.3.6.1)
in FinS. The following statements use this choice of C.
(2) The maps Cϕ // C and Cψ // C are the obvious maps, each being the inclusion
into Cϕ ∐Cψ followed by the quotient map to C.
(3) In the map f and in the horizontal unnamed map, for j /= i, the map Xj // C is
the composition
Xj
fϕ
// Cϕ // C .
(4) On W the map f is the composition
W
fψ
// Cψ // C .
Proof. A direct inspection shows that the first three statements indeed describe a
pushout of the square in the diagram (7.3.5.1). The last assertion follows from the
definition of f as the bottom horizontal composition. 
Remark 7.3.7. Consider Def. 7.3.5.
(1) Pushouts are unique up to unique isomorphisms. Since undirected wiring
diagrams are defined as equivalence classes of undirected prewiring dia-
grams (Def. 7.1.4), the undirected wiring diagram ϕ ○i ψ is well-defined.
(2) In [Spi13] Swas taken to be either the one-point set or the collection of sets.
The operadic composition in UWD was defined in terms of the operadic
composition γ (2.1.3.2). By Prop. 2.1.12 the two descriptions–i.e., the one
in [Spi13] and Def. 7.3.5–are equivalent.
Recall from Def. 7.1.2 that a wasted cable in an undirected wiring diagram is a
cable that is not in the image of the input and the output soldering functions.
Example 7.3.8. In this example, we observe that wasted cables can be created by
the ○i-composition, even if the original undirectedwiring diagrams have nowasted
cables. Suppose:
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● S = {∗} and X = {x1, x2} ∈ Fin is a two-element set.
● ϕ = { X // {∗} ∅oo } ∈ UWD(∅X).
● ψ = { ∅ // X X=oo } ∈ UWD(X∅).
Note that neither ϕ nor ψ has a wasted cable. On the other hand, the undirected
wiring diagram ϕ ○1 ψ ∈ UWD(∅∅) is the cospan
∅

~~
X
=

// {∗}

∅ // 55X // {∗}
in Fin, in which the square is a pushout by Example 7.2.3. The following picture
gives a visualization of this ○1-composition.
x1 x2
∗
ψ
ϕ
=
∗
ϕ ○1 ψ
In particular, the unique cable in ϕ ○1 ψ is a wasted cable. This example illustrates
that the ○i-composition of two undirected wiring diagrams without wasted cables
may have wasted cables, which we mentioned in Remark 7.1.5. We will revisit this
example in Section 8.3 and Example 10.1.5 below.
We now prove that the collection UWD of undirected wiring diagrams is a FinS-
colored operad in the sense of Def. 2.1.10.
Lemma 7.3.9. The ○i-composition in Def. 7.3.5 satisfies the left unity axiom (2.1.10.5),
the right unity axiom (2.1.10.6), and the equivariance axiom (2.1.10.7).
Proof. The equivariance axiom holds because the equivariant structure (7.3.1) sim-
ply relabels the input boxes. The unity axioms follow from the definitions of the
colored units in UWD (7.3.2.1) and Example 7.2.3. 
Motivation 7.3.10. The horizontal associativity axiom in UWD may be visualized
as follows.
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ψ ζ
ϕ
⋯
Yi Yj
Yk
(ϕ ○j ζ) ○i ψ
⋯
ψ ζ
Yk
To keep the picture simple, we omitted drawing the wires and the cables. Note that
this is basically the undirected version of the picture (2.3.7.1).
Lemma 7.3.11. The ○i-composition in Def. 7.3.5 satisfies the horizontal associativity ax-
iom (2.1.10.3).
Proof. Suppose:
● ϕ = (Cϕ, fϕ, gϕ) ∈ UWD(ZY) with ∣Y∣ = n ≥ 2 and 1 ≤ i < j ≤ n;
● ψ = (Cψ, fψ, gψ) ∈ UWD(YiW)with ∣W ∣ = l;
● ζ = (Cζ , fζ , gζ) ∈ UWD(YjX) with ∣X∣ = m.
We must show that
(ϕ ○j ζ) ○i ψ = (ϕ ○i ψ) ○j−1+l ζ ∈ UWD( Z(Y○jX)○iW). (7.3.11.1)
Consider the undirected wiring diagram
(C, f , g) ∈ UWD( Z(Y○jX)○iW)
given by the cospan
Y[1,i−1] ∐W ∐Y[i+1,j−1] ∐X ∐Y[j+1,n]
f
// C Z
g
oo
in FinS, where Notation 7.3.4 was used. In this cospan:
● The set of cables is the quotient
C =
Cϕ ∐Cψ ∐Cζ
{ fϕ(yi) = gψ(yi), fϕ(yj) = gζ(yj) ∶ yi ∈ Yi, yj ∈ Yj}.
● The output soldering function g is the composition Z
gϕ
// Cϕ // C .
● For the input soldering function f :
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– The restriction to Yk is the composition Yk
fϕ
// Cϕ // C for k /=
i, j.
– The restriction toW is the composition W
fψ
// Cψ // C .
– The restriction to X is the composition X
fζ
// Cζ // C .
Using the description of ○i in Prop. 7.3.6, a direct inspection reveals that both sides
of (7.3.11.1) are equal to (C, f , g). 
Motivation 7.3.12. The vertical associativity axiom in UWD may be visualized as
follows.
○j
○i
ζ
ψ
⋯Xj Xk
ϕ
⋯Yi Yl
ϕ ○i (ψ ○j ζ)
⋯
⋯
⋯
ζ
Xk
Yl
As before, to keep the picture simple, we did not draw the wires and the cables.
Note that this is basically the undirected version of the picture (2.3.9.1).
Lemma 7.3.13. The ○i-composition in Def. 7.3.5 satisfies the vertical associativity axiom
(2.1.10.4).
Proof. Suppose:
● ϕ = (Cϕ, fϕ, gϕ) ∈ UWD(ZY) with ∣Y∣ = n ≥ 1 and 1 ≤ i ≤ n;
● ψ = (Cψ, fψ, gψ) ∈ UWD(YiX) with ∣X∣ = m ≥ 1 and 1 ≤ j ≤ m;
● ζ = (Cζ , fζ , gζ) ∈ UWD(XjW) with ∣W∣ = l.
We must show that
(ϕ ○i ψ) ○i−1+j ζ = ϕ ○i (ψ ○j ζ) ∈ UWD( Z(Y○iX)○i−1+jW). (7.3.13.1)
Consider the undirected wiring diagram
(C, f , g) ∈ UWD( Z(Y○iX)○i−1+jW)
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given by the cospan
Y[1,i−1] ∐X[1,j−1] ∐W ∐X[j+1,m] ∐Y[i+1,n]
f
// C Z
g
oo
in FinS, where Notation 7.3.4 was used. In this cospan:
● The set of cables is the quotient
C =
Cϕ ∐Cψ ∐Cζ
{ fϕ(y) = gψ(y), fψ(x) = gζ(x) ∶ y ∈ Yi, x ∈ Xj}.
● The output soldering function g is the composition Z
gϕ
// Cϕ // C .
● For the input soldering function f :
– The restriction to Yl is the composition Yl
fϕ
// Cϕ // C for l /= i.
– The restriction to Xk is the composition Xk
fψ
// Cψ // C for k /=
j.
– The restriction toW is the composition W
fζ
// Cζ // C .
Using the description of ○i in Prop. 7.3.6, a direct inspection reveals that both sides
of (7.3.13.1) are equal to (C, f , g). 
Theorem 7.3.14. For any class S, when equipped with the structure in Def. 7.3.1–7.3.5,
UWD in Def. 7.1.4 is a FinS-colored operad, called the operad of undirected wiring dia-
grams.
Proof. In view of Def. 2.1.10, this follows from Lemmas 7.3.9, 7.3.11, and 7.3.13. 
Example 7.3.15. Consider Theorem 7.3.14.
(1) If S = {∗}, a one-point set, then our Fin-colored operad UWD is called the
operad of singly-typed wiring diagrams in [Spi13] (Example 2.1.7).
(2) If S = Set, the collection of sets, then our FinSet-colored operad UWD is
called the operad of typed wiring diagrams in [Spi13] (Example 4.1.1).
We defined the operad UWD in terms of the ○i-compositions (Def. 7.3.5). The
following observation expresses the operad UWD in terms of the operadic compo-
sition γ (2.1.3.2). In [Spi13] the operad structure on undirected wiring diagrams
was actually defined in terms of γ.
Proposition 7.3.16. Suppose:
● ϕ = (Cϕ, fϕ, gϕ) ∈ UWD(YX) with X = (X1, . . . ,Xn) for some n ≥ 1 and X =
X1 ∐⋯∐Xn.
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● For each 1 ≤ i ≤ n, ψi = (Ci, fi, gi) ∈ UWD(XiW i) with W i = (Wi,1, . . . ,Wi,ki) for
some ki ≥ 0.
● W = (W1, . . . ,Wn), Wi =Wi,1 ∐⋯∐Wi,ki , and W =∐1≤i≤nWi.
Then
γ(ϕ;ψ1, . . . ,ψn) = (C, f , g) ∈ UWD(YW)
is given by the cospan
Y
gϕ

g

X
fϕ
//
∐gi

pushout
Cϕ

W
∐ fi
//
f
99C1 ∐⋯∐Cn // C
(7.3.16.1)
in FinS, in which the square is a pushout. In this diagram:
(1) C is the quotient
C =
Cϕ ∐C1 ∐⋯∐Cn
{ fϕ(x) = gi(x) ∶ x ∈ Xi, 1 ≤ i ≤ n}
in FinS.
(2) The maps Cϕ // C and Ci // C are the obvious maps, each being an inclusion
followed by a quotient map to C.
(3) The restriction of f to Wi is the composition of fi ∶Wi // Ci and Ci // C.
Proof. This follows from (i) the correspondence (2.1.12.1) between γ and the ○i-
compositions and (ii) the description of ○i given in Proposition 7.3.6. 
7.4. Summary of Chapter 7
(1) An undirected S-wiring diagram has a finite number of input boxes, an
output box, an S-finite set of cables, an input soldering function, and an
output soldering function.
(2) For each class S, the collection of S-wiring diagrams UWD is a FinS-colored
operad.

Chapter 8
Generators and Relations
Fix a class S, and consider the FinS-colored operad UWD of undirected wiring dia-
grams (Theorem 7.3.14). The purpose of this chapter is to describe a finite number
of undirected wiring diagrams that we will later show to be sufficient to describe
the entire operad UWD. One may also regard this chapter as consisting of a long
list of examples of undirected wiring diagrams.
In Section 8.1 we describe 6 undirected wiring diagrams, called the generating
undirected wiring diagrams. Later we will show that they generate the operad UWD
of undirected wiring diagrams. This means that every undirected wiring diagram
can be obtained from finitely many generating undirected wiring diagrams via it-
erated operadic compositions. For now onemay think of the generating undirected
wiring diagrams as examples of undirected wiring diagrams.
In Section 8.2 we describe 17 elementary relations among the generating undi-
rected wiring diagrams. Later we will show that these elementary relations to-
getherwith the operad associativity and unity axioms–(2.1.10.3), (2.1.10.4), (2.1.10.5),
and (2.1.10.6)–for the generating undirected wiring diagrams generate all the rela-
tions in the operad UWD of undirected wiring diagrams. In other words, suppose
an arbitrary undirected wiring diagram can be built in two ways using the gen-
erating undirected wiring diagrams. Then there exists a finite sequence of steps
connecting them in which each step is given by one of the 17 elementary relations
or an operad associativity/unity axiom for the generating undirected wiring di-
agrams. For now one may think of the elementary relations as examples of the
operadic composition in the operad UWD.
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8.1. Generating Undirected Wiring Diagrams
Recall the definition of an undirected wiring diagram (Def. 7.1.4). In this sec-
tion, we introduce 6 undirected wiring diagrams, called the generating undirected
wiring diagrams. Theywill be used in later chapters to give a finite presentation for
the operad UWD of undirected wiring diagrams. The undirected wiring diagrams
in this section all have directed analogues in Section 3.1.
The following undirected wiring diagram is an undirected analogue of the
empty wiring diagram (Def. 3.1.1).
Definition 8.1.1. Define the empty cell
ǫ = ( ∅ // ∅ ∅oo ) ∈ UWD(∅),
where ∅ is the empty S-finite set. Note that the empty cell is a 0-ary element in
UWD.
Next we define the undirected wiring diagram
with no input boxes and whose unique cable is a (0, 1)-cable. This is an undirected
analogue of a 1-wasted wire (Def. 3.1.8). To simplify the typography, we will often
write x for the one-point set {x}.
Definition 8.1.2. Suppose ∗ ∈ FinS is a one-element S-finite set. Define the 1-output
wire
ω∗ = ( ∅ // ∗ ∗oo ) ∈ UWD(∗).
Note that a 1-output wire is a 0-ary element in UWD.
Next we define the undirected wiring diagram
Y
X⋮
with 1 input box and whose cables are all (1, 1)-cables. This is an undirected ana-
logue of a name change (Def. 3.1.3).
Definition 8.1.3. Suppose f ∶ X // Y ∈ FinS is a bijection. Define the undirected
name change
τf = ( X f≅ // Y Y=oo ) ∈ UWD(YX).
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If the bijection f is clear from the context, then we write τf as τX,Y or just τ. If there
is no danger of confusion, then we will call τf a name change.
Next we define the undirected wiring diagram
X ∐Y
X⋮ Y ⋮
with 2 input boxes and whose cables are all (1, 1)-cables. This is an undirected
analogue of a 2-cell (Def. 3.1.4).
Definition 8.1.4. Suppose X,Y ∈ FinS and X ∐Y is their coproduct. Define the
undirected 2-cell
θ(X,Y) = ( X ∐Y = // X ∐Y X ∐Y=oo ) ∈ UWD(X∐YX,Y ).
If there is no danger of confusion, then we will call it a 2-cell.
Next we define the undirected wiring diagram
X ∖ x±
x−
x+
X⋮
with a (2, 0)-cable, all other cables being (1, 1)-cables. This is an undirected ana-
logue of a 1-loop (Def. 3.1.5).
Definition 8.1.5. Suppose:
● X ∈ FinS, and x+, x− ∈ X are two distinct elements with v(x+) = v(x−) ∈ S.
● X ∖ x± ∈ FinS is obtained from X by removing x+ and x−.
● X/(x+ = x−) ∈ FinS is the quotient of X with x+ and x− identified.
Define the loop
λ(X,x±) = ( X projection // X(x+=x−) X ∖ x±inclusionoo ) ∈ UWD(X∖x±X ).
Next we define the undirected wiring diagram
x1
x2
X
X′⋮
x
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with a (1, 2)-cable, all other cables being (1, 1)-cables. This is an undirected ana-
logue of an out-split (Def. 3.1.7).
Definition 8.1.6. Suppose:
● X ∈ FinS, and x1, x2 are two distinct elements in X with v(x1) = v(x2) ∈ S.
● X′ ∈ FinS, and x ∈ X
′ such that v(x) = v(x1) and that X′ ∖ {x} = X ∖ {x1, x2}.
Define the split
σ(X,x1 ,x2) = ( X′ = // X′ Xoo ) ∈ UWD(XX′)
in which the output soldering function X // X′ sends x1, x2 ∈ X to x ∈ X
′ and is
the identity function on X ∖ {x1, x2}.
Definition 8.1.7. The 6 undirected wiring diagrams in Def. 8.1.1–8.1.6 will be re-
ferred to as generating undirected wiring diagrams. If the context is clear, we will
simply call them generators.
Remark 8.1.8. Among the generating undirected wiring diagrams:
(1) None has a wasted cable (Def. 7.1.2). As we will see in Section 8.3, wasted
cables can be created by the generators.
(2) The empty cell ǫ (Def. 8.1.1) and a 1-output wire ω∗ (Def. 8.1.2) are 0-ary
elements in UWD.
(3) A name change τ (Def. 8.1.3), a loop λ(X,x±) (Def. 8.1.5), and a split
σ(X,x1 ,x2) (Def. 8.1.6) are unary elements in UWD.
(4) A 2-cell θ(X,Y) (Def. 8.1.4) is a binary element in UWD.
8.2. Elementary Relations
The purpose of this section is to introduce 17 elementary relations among the gener-
ating undirected wiring diagrams (Def. 8.1.7). Each elementary relation is proved
using Prop. 7.3.6 and Example 7.2.3 and by a simple inspection of the relevant
definitions of the generating undirected wiring diagrams and operadic composi-
tions. Each proof is similar to Example 7.3.8 and the proofs of Lemma 7.3.11 and
Lemma 7.3.13. Therefore, we will omit the proofs, providing a picture instead in
most cases. Some, but not all, of the following relations have directed analogues in
Section 3.3.
Recall the operadic composition in the FinS-colored operad UWD (Def. 7.3.5)
and Notation 3.3.1 for (iterated) ○1. The first five relations are about name changes
(Def. 8.1.3). The first one says that two consecutive name changes can be composed
down into one name change.
Proposition 8.2.1. Suppose:
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● f ∶ X // Y and g ∶ Y // Z ∈ FinS are bijections.
● τf ∈ UWD(YX), τg ∈ UWD(ZY), and τg f ∈ UWD(ZX) are the corresponding name
changes.
Then
τg ○ τf = τg f ∈ UWD(ZX). (8.2.1.1)
The next relation says that a name change of a 1-outputwire (Def. 8.1.2) is again
a 1-output wire.
Proposition 8.2.2. Suppose:
● X = {x} and Y = {y} are two 1-element S-finite sets with v(x) = v(y) ∈ S.
● ωx ∈ UWD(X) and ωy ∈ UWD(Y) are the corresponding 1-output wires.
● τX,Y ∈ UWD(YX) is the name change corresponding to the bijection X // Y ∈ FinS.
Then
τX,Y ○ωx = ωy ∈ UWD(Y). (8.2.2.1)
The next relation says that name changes inside a 2-cell (Def. 8.1.4) can be
rewritten as a name change of a 2-cell.
Proposition 8.2.3. Suppose:
● f1 ∶ X1 // Y1 and f2 ∶ X2 // Y2 ∈ FinS are bijections.
● f1 ∐ f2 ∶ X1 ∐X2 // Y1 ∐Y2 ∈ FinS is their coproduct.
● τf1 ∈ UWD(Y1X1), τf2 ∈ UWD(Y2X2), and τf1∐ f2 ∈ UWD(Y1∐Y2X1∐X2) are the corresponding
name changes.
● θ(X1 ,X2) ∈ UWD(X1∐X2X1,X2 ) and θ(Y1 ,Y2) ∈ UWD(Y1∐Y2Y1,Y2 ) are 2-cells.
Then (θ(Y1,Y2) ○1 τf1) ○2 τf2 = τf1∐ f2 ○ θ(X1 ,X2) ∈ UWD(Y1∐Y2X1,X2). (8.2.3.1)
The next relation says that a name change inside a loop (Def. 8.1.5) can be
rewritten as a name change of a loop.
Proposition 8.2.4. Suppose:
● X ∈ FinS, and x+, x− ∈ X are two distinct elements with v(x+) = v(x−) ∈ S.
● f ∶ X // Y ∈ FinS is a bijection with y+ = f (x+) and y− = f (x−).
● X ∖ x± ∈ FinS and Y ∖ y± ∈ FinS are obtained from X and Y by removing the
indicated elements.
● f ′ ∶ X ∖ x± // Y ∖ y± is the corresponding bijection.
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● τf ∈ UWD(YX) and τf ′ ∈ UWD(Y∖y±X∖x±) are name changes.
● λ(X,x±) ∈ UWD(X∖x±X ) and λ(Y,y±) ∈ UWD(Y∖y±Y ) are loops.
Then
λ(Y,y±) ○ τf = τf ′ ○λ(X,x±) ∈ UWD(Y∖y±X ). (8.2.4.1)
The next relation says that a name change inside a split (Def. 8.1.6) can be
rewritten as a name change of a split.
Proposition 8.2.5. Suppose:
● X ∈ FinS, and x1, x2 are two distinct elements in X with v(x1) = v(x2) ∈ S.
● X′ ∈ FinS, and x ∈ X
′ such that v(x) = v(x1) and that X′ ∖ {x} = X ∖ {x1, x2}.
● f ∶ X // Y ∈ FinS is a bijection with y1 = f (x1) and y2 = f (x2).
● Y′ ∈ FinS, and y ∈ Y
′ such that v(y) = v(y1) ∈ S and that Y′ ∖{y} = Y∖{y1, y2}.
● f ′ ∶ X′ // Y′ ∈ FinS is a bijection such that f
′(x) = y and that its restriction to
X′ ∖ {x} = X ∖ {x1, x2} is equal to that of f .
● τf ∈ UWD(YX) and τf ′ ∈ UWD(Y′X′) are name changes.
● σ(X,x1 ,x2) ∈ UWD(XX′) and σ(Y,y1 ,y2) ∈ UWD(YY′) are splits.
Then
σ(Y,y1 ,y2) ○ τf ′ = τf ○ σ(X,x1 ,x2) ∈ UWD( YX′). (8.2.5.1)
The following two relations involve 1-output wires in somewhat subtle ways.
The next relation says that the undirected wiring diagram
X⋮ x
with a (1, 0)-cable, all other cables being (1, 1)-cables, can be obtained from the
generators as either one of the following two (iterated) operadic compositions.
X⋮
Y
x x
y
W
=
W
Y
X⋮ x
x
y
As in Section 7.3, the gray boxes here indicate an operadic composition.
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● On the left, a 1-output wire ωy is substituted into a 2-cell θ(X,y), which is
then substituted into a loop λ(Y,x,y).
● On the right, a split σ(Y,x,y) is substituted into a loop λ(Y,x,y).
Proposition 8.2.6. Suppose:
● Y ∈ FinS, and x, y ∈ Y are distinct elements with v(x) = v(y) ∈ S.
● X = Y ∖ y ∈ FinS is obtained from Y by removing y.
● ωy ∈ UWD(y) is the 1-output wire for y.
● θ(X,y) ∈ UWD( YX,y) is a 2-cell.
● λ(Y,x,y) ∈ UWD(WY) is a loop, where W = Y ∖ {x, y} = X ∖ x.
● σ(Y,x,y) ∈ UWD(YX) is a split.
Then
λ(Y,x,y) ○ (θ(X,y) ○2 ωy) = λ(Y,x,y) ○ σ(Y,x,y) ∈ UWD(WX). (8.2.6.1)
The next relation says that the X-colored unit (Def. 7.3.2) can be obtained from
the generators as the following iterated operadic composition.
X
W
Y
X⋮ x x w
y
x x
More precisely, it says that the X-colored unit 1X can be obtained by substituting a
1-output wire ωy into a 2-cell θ(X,y), then into a split σ(W,x,w), and then into a loop
λ(W,w,y).
Proposition 8.2.7. Suppose:
● W ∈ FinS, and w, x, y are distinct elements in W with v(w) = v(x) = v(y) ∈ S.
● Y =W ∖w ∈ FinS is obtained from W by removing w.
● X = Y ∖ y ∈ FinS is obtained from Y by removing y.
● ωy ∈ UWD(y) is the 1-output wire for y.
● θ(X,y) ∈ UWD( YX,y) is a 2-cell.
● σ(W,x,w) ∈ UWD(WY) is a split.
● λ(W,w,y) ∈ UWD(XW) is a loop.
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Then
λ(W,w,y) ○ σ(W,x,w) ○ (θ(X,y) ○2 ωy) = 1X ∈ UWD(XX), (8.2.7.1)
in which 1X is the X-colored unit (Def. 7.3.2).
The next five relations are about 2-cells (Def. 8.1.4). The following relation is
the unity property of 2-cells.
Proposition 8.2.8. Suppose:
● θ(X,∅) ∈ UWD( XX,∅) is a 2-cell.
● ǫ ∈ UWD(∅) is the empty cell (Def. 8.1.1).
Then
θ(X,∅) ○2 ǫ = 1X ∈ UWD(XX). (8.2.8.1)
The next relation is the associativity property of 2-cells. It gives two different
ways to construct the following undirected wiring diagram using two 2-cells.
X
⋯
Y
⋯
Z
⋯
Proposition 8.2.9. Suppose:
● θ(X∐Y,Z) ∈ UWD(X∐Y∐ZX∐Y,Z ) and θ(X,Y) ∈ UWD(X∐YX,Y ) are 2-cells.
● θ(X,Y∐Z) ∈ UWD(X∐Y∐ZX,Y∐Z ) and θ(Y,Z) ∈ UWD(Y∐ZY,Z ) are 2-cells.
Then
θ(X∐Y,Z) ○1 θ(X,Y) = θ(X,Y∐Z) ○2 θ(Y,Z) ∈ UWD(X∐Y∐ZX,Y,Z ). (8.2.9.1)
The next relation is the commutativity property of 2-cells. It uses the equivari-
ant structure (7.3.1) in UWD.
Proposition 8.2.10. Suppose:
● θX,Y ∈ UWD(X∐YX,Y ) is a 2-cell.
● (1 2) ∈ Σ2 is the non-trivial permutation.
Then
θ(X,Y)(1 2) = θ(Y,X) ∈ UWD(Y∐XY,X ). (8.2.10.1)
The next relation is the commutativity property between a 2-cell and a loop. It
gives two different ways to construct the following undirected wiring diagram.
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X ∐Y′
X
⋯
Y
⋯
y+
y−
Proposition 8.2.11. Suppose:
● Y ∈ FinS, and y+, y− are distinct elements in Y with v(y+) = v(y−) ∈ S.
● Y′ = Y ∖ y± ∈ FinS is obtained from Y by removing y+ and y−.
● λ(Y,y±) ∈ UWD(Y′Y) is a loop.
● θ(X,Y) ∈ UWD(X∐YX,Y ) and θ(X,Y′) ∈ UWD(X∐Y′X,Y′ ) are 2-cells for some X ∈ FinS.
● λ(X∐Y,y±) ∈ UWD(X∐Y′X∐Y ) is a loop.
Then
θ(X,Y′) ○2 λ(Y,y±) = λ(X∐Y,y±) ○ θ(X,Y) ∈ UWD(X∐Y′X,Y ). (8.2.11.1)
The next relation is the commutativity between a 2-cell and a split. It gives two
different ways to construct the following undirected wiring diagram.
X ∐Y
X
⋯
Y′
⋯
y
y1
y2
Proposition 8.2.12. Suppose:
● Y ∈ FinS, and y1, y2 are distinct elements in Y with v(y1) = v(y2) ∈ S.
● Y′ ∈ FinS, and y ∈ Y
′ such that v(y) = v(y1) and that Y′ ∖ {y} = Y ∖ {y1, y2}.
● σ(Y,y1 ,y2) ∈ UWD(YY′) is a split.
● θ(X,Y) ∈ UWD(X∐YX,Y ) and θ(X,Y′) ∈ UWD(X∐Y′X,Y′ ) are 2-cells for some X ∈ FinS.
● σ(X∐Y,y1 ,y2) ∈ UWD(X∐YX∐Y′) is a split.
Then
θ(X,Y) ○2 σ(Y,y1,y2) = σ(X∐Y,y1 ,y2) ○ θ(X,Y′) ∈ UWD(X∐YX,Y′). (8.2.12.1)
The following four relations are about splits. The next relation is the commu-
tativity property of splits. It gives two different ways to construct the following
undirected wiring diagram using two splits.
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X
X′
⋯
z
z1
z2
y
y1
y2
Proposition 8.2.13. Suppose:
● X ∈ FinS, and y1, y2, z1, z2 are distinct elements such that v(y1) = v(y2) and
v(z1) = v(z2) ∈ S.
● X′ ∈ FinS, and y and z are distinct elements in X
′ such that
– v(y) = v(y1) and v(z) = v(z1);
– X′ ∖ {y, z} = X ∖ {y1, y2, z1, z2}.
● Y = [X′ ∖ {y}] ∐ {y1, y2} and Z = [X′ ∖ {z}] ∐ {z1, z2} ∈ FinS
● σ(X,y1 ,y2) ∈ UWD(XZ) and σ(Z,z1 ,z2) ∈ UWD( ZX′) are splits.
● σ(X,z1 ,z2) ∈ UWD(XY) and σ(Y,y1,y2) ∈ UWD( YX′) are splits.
Then
σ(X,y1 ,y2) ○ σ(Z,z1 ,z2) = σ(X,z1 ,z2) ○ σ(Y,y1,y2) ∈ UWD(XX′). (8.2.13.1)
The next relation is the associativity property of splits. It gives two different
ways to construct the following undirected wiring diagram using two splits.
Y
X⋮ x
y1
y2
y3
Proposition 8.2.14. Suppose:
● Y ∈ FinS, and y1, y2, y3 are distinct elements in Y with v(y1) = v(y2) = v(y3) ∈ S.
● X ∈ FinS, and x ∈ X such that
– v(x) = v(y1);
– X ∖ {x} = Y ∖ {y1, y2, y3}.
● Y1 = Y/(y1 = y2) ∈ FinS is the quotient of Y with y1 and y2 identified, called
y12 ∈ Y1.
● Y2 = Y/(y2 = y3) ∈ FinS is the quotient of Y with y2 and y3 identified, called
y23 ∈ Y2.
● σ(Y,y1 ,y2) ∈ UWD(YY1) and σ(Y1 ,y12,y3) ∈ UWD(Y1X) are splits.
● σ(Y,y2 ,y3) ∈ UWD(YY2) and σ(Y2 ,y1,y23) ∈ UWD(Y2X) are splits.
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Then
σ(Y,y1 ,y2) ○ σ(Y1 ,y12,y3) = σ(Y,y2 ,y3) ○ σ(Y2 ,y1,y23) ∈ UWD(YX). (8.2.14.1)
The next relation is the commutativity property between a split and a loop.
It gives two different ways to construct the following undirected wiring diagram
using a split and a loop.
Y
X
⋯
x+
x−
x
y1
y2
Proposition 8.2.15. Suppose:
● Y ∈ FinS, and y1 and y2 are distinct elements in Y with v(y1) = v(y2) ∈ S.
● X ∈ FinS, and x, x+, x− are distinct elements in X such that
– v(x) = v(y1);
– v(x+) = v(x−);
– X ∖ {x, x+, x−} = Y ∖ {y1, y2}.
● Y′ = [X ∖ {x}] ∐ {y1, y2} and X′ = X ∖ {x+, x−}.
● σ(Y′ ,y1,y2) ∈ UWD(Y′X) and σ(Y,y1 ,y2) ∈ UWD( YX′) are splits.
● λ(Y′ ,x±) ∈ UWD(YY′) and λ(X,x±) ∈ UWD(X′X ) are loops.
Then
λ(Y′ ,x±) ○ σ(Y
′ ,y1,y2) = σ(Y,y1 ,y2) ○ λ(X,x±) ∈ UWD(YX). (8.2.15.1)
The next relation says that the undirected wiring diagram
Y
X⋮
x+
x−
y
can be obtained by substituting a split inside a loop as in the picture
Y
⋮
W
X⋮
x+ x+
x−x−
y y
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or in the counterpart in which x+ and x− are switched. In (8.2.16.1) below, this
picture corresponds to the left side, and its counterpart corresponds to the right
side.
Proposition 8.2.16. Suppose:
● X ∈ FinS, and x+ and x− are distinct elements in X with v(x+) = v(x−) ∈ S.
● Y ∈ FinS, and y ∈ Y such that v(y) = v(x+) and that X ∖ x± = Y ∖ y.
● W = X ∐ y = Y ∐ x± ∈ FinS.
● σ(W,y,x+) ∈ UWD(WX) and σ(W,y,x−) ∈ UWD(WX) are splits.
● λ(W,x±) ∈ UWD(YW) is a loop.
Then
λ(W,x±) ○ σ(W,y,x+) = λ(W,x±) ○ σ(W,y,x−) ∈ UWD(YX). (8.2.16.1)
The final relation is the commutativity property of loops. It gives two different
ways to construct the following undirected wiring diagram using two loops.
Y
X
⋯
x1
x2
x3
x4
Proposition 8.2.17. Suppose:
● X ∈ FinS, and x1, x2, x3, x4 are distinct elements in X with v(x1) = v(x2) and
v(x3) = v(x4) ∈ S.
● W = X ∖ {x1, x2}, Z = X ∖ {x3, x4}, and Y = X ∖ {x1, x2, x3, x4} ∈ FinS.
● λ(W,x3,x4) ∈ UWD(YW) and λ(X,x1,x2) ∈ UWD(WX) are loops.
● λ(Z,x1 ,x2) ∈ UWD(YZ) and λ(X,x3,x4) ∈ UWD(ZX) are loops.
Then
λ(W,x3,x4) ○ λ(X,x1,x2) = λ(Z,x1,x2) ○λ(X,x3 ,x4) ∈ UWD(YX). (8.2.17.1)
Definition 8.2.18. The 17 relations (8.2.1.1)–(8.2.17.1) are called elementary relations
in UWD. If there is no danger of confusion, we will call them elementary relations.
8.3. Wasted Cables
The purpose of this section is to consider several examples of how the generators
in the operad UWD can create wasted cables (Def. 7.1.2). Example 8.3.4 provides
an illustration of some of the elementary relations in UWD. The examples in this
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section provide a good warm-up exercise for the discussion in Chapter 10 about
stratified presentations and elementary equivalences.
Recall from Remark 8.1.7 that none of the generators has a wasted cable.
Example 8.3.1. In the context of Example 7.3.8 with X = {x1, x2}:
(1) ϕ = { X // ∗ ∅oo } ∈ UWD(∅X) is the loop λ(X,x1,x2).
(2) ψ = { ∅ // X X=oo } ∈ UWD(X∅) is the iterated operadic composition
ψ = [(θ(∅,X) ○2 θ(x1 ,x2)) ○2 ωx1] ○2 ωx2
involving two 2-cells and two 1-output wires.
So the composition
ϕ ○ψ = ( ∅ // ∗ ∅oo ) ∈ UWD(∅∅),
which is depicted as
=
and has one wasted cable, is the iterated operadic composition
λ(X,x1 ,x2) ○ [((θ(∅,X) ○2 θ(x1 ,x2)) ○2 ωx1) ○2 ωx2] (8.3.1.1)
involving 5 generators.
Example 8.3.2. As a variation of the previous example, consider any box Y ∈ FinS
and the undirected wiring diagram with one wasted cable
ζY = ( Y inclusion // Y ∐ ∗ Yinclusionoo ) ∈ UWD(YY).
It is depicted as follows.
Y
Y⋮
This undirectedwiring diagram can be created by replacing the empty box ∅ in the
2-cell θ(∅,X) by Y and the loop λ(X,x1 ,x2) by the loop λ(Y∐X,x1,x2) in (8.3.1.1) above.
The resulting operadic composition
ζY = λ(Y∐X,x1,x2) ○ [((θ(Y,X) ○2 θ(x1 ,x2)) ○2 ωx1) ○2 ωx2] ∈ UWD(YY) (8.3.2.1)
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involves 5 generators: one loop, two 2-cells, and two 1-outputwires. It corresponds
to the following picture.
Y
Y⋮
x1
x2
The intermediate gray box is Y ∐X = Y ∐ {x1, x2}. Roughly speaking, the operadic
composition (8.3.2.1) says that a wasted cable can be created by applying a loop to
two 1-output wires. Additional wasted cables can similarly be created using more
2-cells, 1-output wires, and loops.
Example 8.3.3. The undirected wiring diagram ζY in Example 8.3.2 can also be
created as in the following picture.
Y
Y⋮
x1
x1
x2
The inner gray box is Y ∐ x1, and the outer gray box is Y ∐ X. In terms of the
generators, the above picture is realized as the operadic composition
ζY = [λ(Y∐X,x1,x2) ○ σ(Y∐X,x1,x2)] ○ [θ(Y,x1) ○2 ωx1] ∈ UWD(YY). (8.3.3.1)
It involves one loop, one split, one 2-cell, and one 1-output wire. Roughly speak-
ing, the operadic composition (8.3.3.1) says that a wasted cable can be created by
applying a loop to a split that is attached to a 1-output wire.
Example 8.3.4. As an illustration of using the elementary relations in UWD, recall
the undirected wiring diagram ζY ∈ UWD(YY) in Examples 8.3.2 and 8.3.3. It can be
generated by the generators as either one of the two iterated operadic compositions
(8.3.2.1) and (8.3.3.1). These two decompositions of ζY are actually connected as
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follows.
λ(Y∐X,x1,x2) ○ [((θ(Y,X) ○2 θ(x1 ,x2)) ○2 ωx1) ○2 ωx2] by (8.3.2.1)
= λ(Y∐X,x1,x2) ○ [((θ(Y∐x1 ,x2) ○1 θ(Y,x1)) ○2 ωx1) ○2 ωx2] by elem. rel. (8.2.9.1)
= λ(Y∐X,x1,x2) ○ [(θ(Y∐x1 ,x2) ○1 (θ(Y,x1) ○2 ωx1)) ○2 ωx2] by vertical ass. (2.1.10.4)
= λ(Y∐X,x1,x2) ○ [(θ(Y∐x1 ,x2) ○2 ωx2) ○1 (θ(Y,x1) ○2 ωx1)] by horizontal ass. (2.1.10.3)
= [λ(Y∐X,x1,x2) ○ (θ(Y∐x1 ,x2) ○2 ωx2)] ○ [θ(Y,x1) ○2 ωx1] by vertical ass. (2.1.10.4)
= [λ(Y∐X,x1,x2) ○ σ(Y∐X,x1,x2)] ○ [θ(Y,x1) ○2 ωx1] by elem. rel. (8.2.6.1)
The last iterated operadic composition above is (8.3.3.1). In otherwords, one can go
from the decomposition (8.3.2.1) of ζY to (8.3.3.1) using two elementary relations,
the operad vertical associativity axiom twice, and the operad horizontal associativ-
ity axiom once. In the terminology of Chapter 10, we say that (8.3.2.1) and (8.3.3.1)
are stratified presentations (Def. 10.1.8) of ζY, and they are connected by a finite
sequence of elementary equivalences (Def. 10.2.1).
8.4. Summary of Chapter 8
(1) There are six generating undirected wiring diagrams.
(2) There are seventeen elementary relations in UWD.
(3) Wasted cables can arise from operadic composition of undirected wiring
diagrams with no wasted cables.

Chapter 9
Decomposition of
Undirected Wiring
Diagrams
This chapter is the undirected analogue of Chapter 4. As part of the finite pre-
sentation theorem for the operad UWD of undirected wiring diagrams (Theorem
7.3.14), in Theorem 10.1.12 we will observe that each undirected wiring diagram
has a highly structured decomposition in terms of generators (Def. 8.1.7), called
a stratified presentation (Def. 10.1.8). Stratified presentations are also needed to
establish the second part of the finite presentation theorem for the operad UWD re-
garding relations (Theorem 10.2.7). The purpose of this chapter is to provide all the
steps needed to establish the existence of a stratified presentation for each undi-
rected wiring diagram. We remind the reader about Notation 3.3.1 for (iterated)
operadic compositions.
Fix a class S, with respect to which the operad UWD of undirected wiring dia-
grams (Def. 7.3.14) is defined.
9.1. A Motivating Example
Before we establish the desired decomposition of a general undirected wiring di-
agram, in this section we consider an elaborate example that will serve as a guide
and motivation for the construction later in this chapter for the general case. The
point of this decomposition is to break the complexity of a general undirected
wiring diagram into several stratified pieces, each of which is easy to understand
and visualize.
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The following notations regarding subsets of cables will be used frequently in
this chapter. Recall that an (m,n)-cable is a cable to which exactly m input wires
and exactly n output wires are soldered (Def. 7.1.2).
Notation 9.1.1. Suppose ψ = (Cψ, fψ, gψ) is an undirected wiring diagram and
m,n ≥ 0. Define:
● C
(m,n)
ψ ⊆ Cψ as the subset of (m,n)-cables. In particular, C(0,0)ψ is the set of
wasted cables.
● C
(≥m,n)
ψ ⊆ Cψ as the subset of (l,n)-cables with l ≥ m.
● C
(m,≥n)
ψ ⊆ Cψ as the subset of (m, k)-cables with k ≥ n.
● C
(≥m,≥n)
ψ ⊆ Cψ as the subset of (j, k)-cables with j ≥ m and k ≥ n.
● C≥3ψ ⊆ Cψ as the subset of (k, l)-cables with k, l ≥ 1 and k + l ≥ 3.
A cable in C
(≥m,n)
ψ is called an (≥ m,n)-cable, and similarly for cables in the other
subsets defined above.
As in the case of wiring diagrams (see Convention 4.2.4), name changes (Def.
8.1.3) are easy to deal with. Therefore, in the following example, to keep the pre-
sentation simple, we will ignore name changes.
Example 9.1.2. Consider ϕ = (Cϕ, fϕ, gϕ) ∈ UWD( YX1,X2) in (7.1.7.1), which is visual-
ized as
y1
y2
y3 y4 y5
y6
Y
x1 x2 x3
x4x5x6 x2
x1
c1
c2 c3 c4
c5
c6c7
with X1 = {x1, . . . , x6} and X2 = {x1, x2}. We can decompose it as
ϕ = ϕ1 ○ ϕ2 (9.1.2.1)
as indicated in the following picture.
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Y
y1
y2
y3 y4 y5
y6
Z
x1 x2 x3
x4x5x6 x2
x1
c1
x1 x2 x3 x1 c4+
c4−
c5x2x4x5x6c7
c1
c2 c3
c4
c5
c6c7
As before the intermediate gray box Z indicates that an operadic composition oc-
curs along it. The box Z is defined as
Z = X ∐ {c4+, c4−}∐ {c1, c5}∐ {c7} ∈ FinS
in which:
● X = X1 ∐X2.
● c4+ and c4− are two copies of the wasted cable c4 in ϕ, so {c4+, c4−} = C(0,0)ϕ ∐
C
(0,0)
ϕ .
● {c1, c5} = C(0,≥1)ϕ .
● {c7} = C(1,0)ϕ .
So we may also write Z as
Z = X ∐C
(0,0)
ϕ,± ∐C
(0,≥1)
ϕ ∐C
(1,0)
ϕ (9.1.2.2)
in which C
(0,0)
ϕ,± = C
(0,0)
ϕ ∐C
(0,0)
ϕ is the coproduct of two copies of the set of wasted
cables C
(0,0)
ϕ in ϕ.
In the decomposition (9.1.2.1) of ϕ, the inside undirected wiring diagram is the
cospan
ϕ2 = ( X inclusion // Z Z=oo ) ∈ UWD( ZX1,X2).
Note that in ϕ2:
● All the input wires–i.e., those in X–are soldered to (1, 1)-cables.
● All other cables–i.e., those in C
(0,0)
ϕ,± ∐C
(0,≥1)
ϕ ∐C
(1,0)
ϕ –are (0, 1)-cables.
● There are no wasted cables.
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As we will see later in (9.3.8.1), such an undirected wiring diagram can be decom-
posed into 2-cells (Def. 8.1.4) and 1-output wires (Def. 8.1.2). For example, this ϕ2
needs:
● five 1-output wires, exactly as many as the number of (0, 1)-cables;
● six 2-cells, where 6 is the number of input boxes plus the number of (0, 1)-
cables minus 1.
The outside undirected wiring diagram in the decomposition ϕ = ϕ1 ○ ϕ2 is the
cospan
ϕ1 = ( Z ( fϕ,ι) // Cϕ Ygϕoo ) ∈ UWD(YZ).
Here:
● fϕ ∶ X // Cϕ is the input soldering function of ϕ.
● ι ∶ C
(0,0)
ϕ,± ∐ C
(0,≥1)
ϕ ∐ C
(1,0)
ϕ
// Cϕ is the inclusion map on each coproduct
summand.
● gϕ ∶ Y // Cϕ is the output soldering function of ϕ.
● Every cable is an (m,n)-cable with m ≥ 1 and n ≥ 0. In other words, every
cable in ϕ1 is soldered to some input wires, so in particular there are no
wasted cables in ϕ1.
● There are also no (1, 0)-cables, but there are (≥ 2, 0)-cables.
As we will see later, such an undirected wiring diagram can be decomposed into
loops (Def. 8.1.5) and splits (Def. 8.1.6). In the case of ϕ1, which is the undirected
wiring diagram
Y
y1
y2
y3 y4 y5
y6
Z
x1 x2 x3
x4x5x6 x2
x1
c1
c4+
c4−
c5
c7
c1
c2 c3
c4
c5
c6c7
this further decomposition
ϕ1 = φ1 ○ φ2 (9.1.2.3)
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can be visualized as follows.
Z
x1 x2 x3
x4x5x6 x2
x1
c1
c4+
c4−
c5
c7
W
Y
y1
y2
y3 y4 y5
y6
(9.1.2.4)
In this decomposition ϕ1 = φ1 ○ φ2, the inner undirected wiring diagram is the
cospan
φ2 = ( Z = // Z Wgφ2oo ) ∈ UWD(WZ)
with gφ2 surjective. So every cable in φ2 is a (1,n)-cable for some n ≥ 1 . As we will
see later, such an undirected wiring diagram is generated by splits (Def. 8.1.6). For
example, this φ2 is the iterated operadic composition of 5 splits–one for the cable
soldered to c1, one for the cable soldered to x5, and three for the cable soldered to
x2.
The outer undirectedwiring diagram in the decomposition (9.1.2.3) is the cospan
φ1 = ( W // Cφ1 Yoo ) ∈ UWD(YW)
in which every cable is either a (1, 1)-cable or a (2, 0)-cable. We will show later that
such an undirectedwiring diagram is generated by loops (Def. 8.1.5). For example,
this φ1 is the iterated operadic composition of 6 loops, where 6 is the number of(2, 0)-cables in φ1.
In summary, we decompose ϕ ∈ UWD( YX1,X2) as the iterated operadic composition
ϕ = ϕ1 ○ ϕ2 = φ1 ○ φ2 ○ ϕ2
= (λ, . . . ,λ´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
6
,σ, . . . ,σ´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
5
, θ, . . . , θ´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
6
,ω, . . . ,ω´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
5
). (9.1.2.5)
Here λ, σ, θ, and ω denote a loop, a split, a 2-cell, and a 1-output wire, respectively.
This decomposition in terms of the generators is called a stratified presentation
(Def. 10.1.8). In the next few sections, we will establish all the steps needed to
obtain a stratified presentation for a general undirected wiring diagram.
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9.2. Factoring Undirected Wiring Diagrams
In this section, using Example 9.1.2 as a guide and motivation, we establish a de-
composition of a general undirected wiring diagram into two simpler undirected
wiring diagrams (Theorem 9.2.3). This is the general version of the decomposi-
tion (9.1.2.1) above. Each undirected wiring diagram in this decomposition will be
decomposed further, eventually leading to the desired stratified presentation.
Assumption 9.2.1. Suppose
ψ = ( X fψ // Cψ Ygψoo ) ∈ UWD(YX) (9.2.1.1)
is a general undirected wiring diagram with:
● output box Y ∈ FinS and input boxes X = (X1, . . . ,XN) for some N ≥ 0;
● X = X1 ∐⋯∐XN ∈ FinS.
Recall Notation 9.1.1 for certain subsets of cables. The undirected wiring dia-
grams ψ1 and ψ2 in the next definition are the general versions of ϕ1 and ϕ2 in the
decomposition (9.1.2.1) above.
Definition 9.2.2. Suppose ψ = (Cψ, fψ, gψ) ∈ UWD(YX) is a general undirected wiring
diagram as in (9.2.1.1) with X = (X1, . . . ,XN).
(1) Define
Z = X ∐C
(0,0)
ψ,± ∐C
(0,≥1)
ψ ∐C
(1,0)
ψ ∈ FinS (9.2.2.1)
in which
C
(0,0)
ψ,± = C
(0,0)
ψ ∐C
(0,0)
ψ
is the coproduct of two copies of the set of wasted cables C
(0,0)
ψ in ψ.
(2) Define the undirected wiring diagram
ψ1 = ( Z ( fψ,ι) // Cψ Ygψoo ) ∈ UWD(YZ) (9.2.2.2)
in which
C
(0,0)
ψ,± ∐C
(0,≥1)
ψ ∐C
(1,0)
ψ
ι
// Cψ
is the inclusion map on each coproduct summand.
(3) Define the undirected wiring diagram
ψ2 = ( X inclusion // Z Z=oo ) ∈ UWD(ZX). (9.2.2.3)
Theorem 9.2.3. In the context of Def. 9.2.2, there is a decomposition
ψ = ψ1 ○ψ2 ∈ UWD(YX). (9.2.3.1)
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Proof. By the definition of ○ = ○1 (Def. 7.3.5), the operadic composition ψ1 ○ ψ2 is
given by the cospan
Y
gψ

gψ
  
Z
( fψ,ι)
//
=

Cψ
=

X
inclusion
//
fψ
55Z
( fψ,ι)
// Cψ
in FinS. The square is a pushout by Example 7.2.3. This cospan is equal to ψ. 
Example 9.2.4. If ψ = ǫ ∈ UWD(∅) is the empty cell (Def. 8.1.1), then:
● ψ1 = 1∅, the ∅-colored unit (Def. 7.3.2) with ∅ ∈ FinS the empty box;
● ψ2 = ǫ.
So in this case the decomposition (9.2.3.1) simply says ǫ = 1∅ ○ ǫ.
Remark 9.2.5. In the decomposition (9.2.3.1), both ψ1 and ψ2 are simpler than ψ for
the following reasons.
(1) ψ1 has the same set of cables Cψ and the same output soldering function gψ
as ψ. Furthermore, its input soldering function ( fψ, ι) includes the input
soldering function fψ of ψ. However, every cable in ψ1 is soldered to at
least one input wire (i.e., C
(0,≥0)
ψ1
= ∅), whereas C
(0,≥0)
ψ may be non-empty.
In particular, ψ1 has no wasted cables, even though ψ may have some.
Furthermore, ψ1 has only one input box Z, while ψ has N ≥ 0 input boxes.
(2) ψ2 has the same input boxes X as ψ. However, it is, in general, much
simpler than ψ and ψ1 because its cables are either (1, 1)-cables or (0, 1)-
cables. In particular, ψ2 also has no wasted cables.
(3) Neither ψ1 nor ψ2 has any (1, 0)-cables, even though ψmay have some.
9.3. The Inner Undirected Wiring Diagram
The purpose of this section is to analyze the undirected wiring diagram ψ2 in the
decomposition (9.2.3.1). The undirected wiring diagram ψ1 will be studied in the
next few sections. We begin with the following observation regarding iterated op-
eradic compositions of 2-cells (Def. 8.1.4).
Motivation 9.3.1. The following result says that an undirected wiring diagram of
the form
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...X1
⋯
Xn
⋯
can be generated by 2-cells.
Proposition 9.3.2. Suppose n ≥ 2, Xi ∈ FinS for 1 ≤ i ≤ n, and X = ∐ni=1 Xi. Then the
undirected wiring diagram
Θ = ( X = // X X=oo ) ∈ UWD( XX1,...,Xn) (9.3.2.1)
is:
● a 2-cell if n = 2;
● an iterated operadic composition
Θ = ((θ1 ○2 θ2) ○3⋯) ○n−1 θn−1
with each θj a 2-cell if n ≥ 3.
Proof. This is proved by induction on n ≥ 2. The initial case simply says that Θ is
the 2-cell θ(X1 ,X2) by Def. 8.1.4.
Suppose n ≥ 3. By the definition of ○n−1 (Def. 7.3.5) and Example 7.2.3, we may
decompose Θ as
Θ = Θ1 ○n−1 θ(Xn−1 ,Xn)
in which
Θ1 = ( X = // X X=oo ) ∈ UWD( XX1,...,Xn−2,Xn−1∐Xn)
and
θ(Xn−1 ,Xn) ∈ UWD(Xn−1∐XnXn−1,Xn )
is a 2-cell. Since the induction hypothesis applies to Θ1, the proof is finished. 
Example 9.3.3. In the previous Proposition:
(1) If n = 3, then Θ decomposes as
Θ = θ(X1 ,X2∐X3) ○2 θ(X2 ,X3)
into two 2-cells.
(2) If n = 4, then Θ decomposes as
Θ = (θ(X1 ,X2∐X3∐X4) ○2 θ(X2 ,X3∐X4)) ○3 θ(X3 ,X4)
into three 2-cells.
Notation 9.3.4. In the context of (9.2.2.1), write:
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● C′ψ = C
(0,0)
ψ,± ∐C
(0,≥1)
ψ ∐C
(1,0)
ψ ∈ FinS, so Z = X ∐C
′
ψ.
● p = ∣C′ψ∣.
The following observation covers the marginal cases for ψ2.
Lemma 9.3.5. For ψ2 = ( X inclusion // Z Z=oo ) ∈ UWD(ZX) in (9.2.2.3):
(1) If N = p = 0, then ψ2 is the empty cell ǫ (Def. 8.1.1).
(2) If N = 0 and p = 1, then ψ2 is a 1-output wire (Def. 8.1.2).
(3) If N = 1 and p = 0, then ψ2 is the X1-colored unit (Def. 7.3.2).
Proof. Since X = (X1, . . . ,XN) and X = X1 ∐ ⋯ ∐ XN , all three statements follow
immediately from the definition of ψ2. 
The next observation covers the other cases for ψ2. Recall C
′
ψ in Notation 9.3.4.
Motivation 9.3.6. The following result says that an undirected wiring diagram of
the form
...X1
⋯
XN
⋯
⋮
can be generated by 2-cells and 1-output wires.
Proposition 9.3.7. For ψ2 = ( X inclusion // Z Z=oo ) ∈ UWD(ZX) in (9.2.2.3), suppose:
● N, p ≥ 1, and C′ψ = {c1, . . . , cp};
● ωj = ( ∅ // cj cj=oo ) ∈ UWD(cj) is the 1-output wire for cj (Def. 8.1.2)
for 1 ≤ j ≤ p.
Then there is a decomposition
ψ2 = ((Θ ○N+1 ω1)⋯) ○N+1 ωp ∈ UWD(ZX) (9.3.7.1)
in which every pair of parentheses starts on the left and
Θ = ( Z = // Z Z=oo ) ∈ UWD( ZX1,...,XN ,c1,...,cp).
Proof. The right side of (9.3.7.1) is a well-defined element in (ZX). By the correspon-
dence between the ○i-compositions and γ (2.1.12.1) in the operad UWD, the right
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side of (9.3.7.1) can be rewritten as
ψ′2 = γ(Θ;1X1 , . . . ,1XN ,ω1, . . . ,ωp).
Since Z = X ∐ {c1, . . . , cp}, by Prop. 7.3.16 the cospan for ψ′2 is
Z
=

Z
=

=
// Z
=

X
inclusion
// Z
=
// Z
in FinS. This is equal to the cospan that defines ψ2. 
The following observation says that, if N, p ≥ 1, then ψ2 is generated by 2-cells
and 1-output wires.
Corollary 9.3.8. Suppose ψ2 ∈ UWD(ZX) in (9.2.2.3) has N = ∣X∣, p = ∣C′ψ∣ ≥ 1. Then there
is a decomposition
ψ2 = [[(((θ1 ○2 θ2) ○3⋯) ○N+p−1 θN+p−1) ○N+1 ω1]⋯] ○N+1 ωp (9.3.8.1)
with:
● each θi a 2-cell;
● each ωj a 1-output wire;
● each pair of parentheses starting on the left.
Proof. This is true by the decomposition (9.3.7.1) above and Prop. 9.3.2 with n =
N + p ≥ 2, applied to Θ. 
9.4. The Outer Undirected Wiring Diagram
The purpose of this section is to establish a decomposition for the undirectedwiring
diagram ψ1 (9.2.2.2) that appeared in (9.2.3.1). This is the general version of the
decomposition (9.1.2.3), so the reader may wish to refer back there for specific ex-
amples of the constructions below. Each of the constituent undirected wiring dia-
grams in this decomposition will be studied further in later sections. The goal is to
decompose ψ1 into two undirected wiring diagrams in which the outer one, called
φ1 below, is generated by loops (Def. 8.1.5), while the inner one, called φ2 below, is
generated by splits (Def. 8.1.6).
Recall Notation 9.1.1 for certain subsets of cables. Also recall from Remark
9.2.5 that ψ1 ∈ UWD(YZ) has neither (0,≥ 0)-cables nor (1, 0)-cables. So ψ1 satisfies
the hypotheses of the next definition.
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Definition 9.4.1. Suppose ϕ = (Cϕ, fϕ, gϕ) ∈ UWD(BA) is an undirected wiring dia-
gram with
● one input box A and
● C
(0,≥0)
ϕ = ∅ = C
(1,0)
ϕ .
We will write fϕ and gϕ as f and g, respectively.
(1) For each cable c ∈ C
(≥3,0)
ϕ ∐C
≥3
ϕ , choose a wire ac ∈ f
−1c ⊆ A, where f −1c =
f −1({c}) is the set of f -preimages of c.
(2) Define
W = B ∐ f −1C
(2,0)
ϕ ∐ ∐
c∈C
(≥3,0)
ϕ ∐C
≥3
ϕ
[ f −1c ∖ ac]
±
∈ FinS (9.4.1.1)
in which
[ f −1c ∖ ac]
±
= [ f −1c ∖ ac]
+
∐ [ f −1c ∖ ac]
−
is the coproduct of two copies of [ f −1c ∖ ac]. ThisW is the general version
of theW in the example (9.1.2.4).
(3) Define
V = B ∐C
(2,0)
ϕ ∐ ∐
c∈C
(≥3,0)
ϕ ∐C
≥3
ϕ
[ f −1c ∖ ac] ∈ FinS. (9.4.1.2)
This V is the general version of the set of cables between W and Y in the
example (9.1.2.4).
(4) Define
φ1 = ( W f1 // V Bg1
inclusion
oo ) ∈ UWD( BW) (9.4.1.3)
in which the restrictions of f1 to the coproduct summands ofW are defined
as follows.
● f1 ∶ B // B is the identity map.
● f1 ∶ f
−1C
(2,0)
ϕ
// C
(2,0)
ϕ is the map f .
● f1 ∶ [ f −1c∖ ac]
±
// [ f −1c∖ ac] is the fold map for each c ∈ C(≥3,0)ϕ ∐C≥3ϕ .
That is, the restriction of f1 to each of [ f −1c ∖ ac]
+
and [ f −1c ∖ ac]
−
is
the identity map.
This φ1 is the general version of that in the example (9.1.2.4).
(5) Define
φ2 = ( A f2= // A Wg2oo ) ∈ UWD(WA) (9.4.1.4)
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as follows. We will use the equality
B = g−1C
(1,≥1)
ϕ ∐ g
−1C
(≥2,≥1)
ϕ
which is true because C
(0,≥0)
ϕ = ∅ = C
(1,0)
ϕ . For
w ∈W = g−1C
(1,≥1)
ϕ ∐ g
−1C
(≥2,≥1)
ϕ ∐ f
−1C
(2,0)
ϕ ∐ ∐
c∈C
(≥3,0)
ϕ ∐C
≥3
ϕ
[ f −1c ∖ ac]
±
∈ FinS (9.4.1.5)
define
g2(w) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
f −1g(w) ∈ A if w ∈ g−1C(1,≥1)ϕ ;
ag(w) ∈ f −1g(w) ⊆ A if w ∈ g−1C(≥2,≥1)ϕ ;
w if w ∈ f −1C
(2,0)
ϕ or w ∈ [ f −1c ∖ ac]
+
;
ac ∈ f
−1c ⊆ A if w ∈ [ f −1c ∖ ac]
−
.
In the first line of this definition, we used the fact that each cable in C
(1,≥1)
ϕ
has a unique f -preimage in A. In the second line, a? was defined earlier in
the current definition, using the fact C
(≥2,≥1)
ϕ ⊆ C
≥3
ϕ . This φ2 is the general
version of that in the example (9.1.2.4).
Remark 9.4.2. Consider the previous definition.
(1) The input soldering function f1 of φ1 is surjective. Furthermore, all the
cables in φ1 are either (1, 1)-cables (namely, those cables in B ⊆ V) or (2, 0)-
cables (namely, those in V ∖ B).
(2) The output soldering function g2 of φ2 is surjective because of the assump-
tion C
(0,≥0)
ϕ = ∅ = C
(1,0)
ϕ .
Theorem 9.4.3. In the context of Def. 9.4.1, there is a decomposition
ϕ = φ1 ○ φ2. (9.4.3.1)
Proof. It suffices to check that the operadic composition φ1 ○ φ2 ∈ UWD(BA) is given
by the cospan
B
g1=inclusion

g
vv
W = B ∐ f−1C
(2,0)
ϕ ∐∐[ f−1c ∖ ac]±
g2

f1
(Id, f ,fold)
// V = B ∐ C
(2,0)
ϕ ∐∐[ f−1c ∖ ac]
g3=(g,incl., f)

A
f2
=
//
f
44A
f
// Cϕ
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in FinS. Here the two coproducts∐ are both indexed by all c ∈ C
(≥3,0)
ϕ ∐C
≥3
ϕ . By the
definition of ○ = ○1 (7.3.5.1), we just need to check that the rectangle is a pushout
(Def. 7.2.1) in FinS. It follows from direct inspection of each coproduct summand
ofW in (9.4.1.5) that the rectangle is commutative.
Next, suppose given a solid-arrow commutative diagram
W
g2

f1
// V
g3
 β

A
α //
f
// Cϕ
h
!!
U
in FinS. We must show that there exists a unique map h that makes the diagram
commutative. Recall that
Cϕ = C
(1,1)
ϕ ∐C
(2,0)
ϕ ∐C
(≥3,0)
ϕ ∐C
≥3
ϕ
because C
(0,≥0)
ϕ = ∅ = C
(1,0)
ϕ . Define h ∶ Cϕ // U as
h(c) =
⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
α f −1(c) if c ∈ C(1,1)ϕ ;
β(c) if c ∈ C(2,0)ϕ ⊆ V;
α(ac) if c ∈ C(≥3,0)ϕ ∐C≥3ϕ .
One checks by direct inspection that (i) h f = α and hg3 = β and that (ii) h is the only
such map. 
As we mentioned just before Def. 9.4.1, the decomposition (9.4.3.1) applies to
ψ1 ∈ UWD(YZ) defined in (9.2.2.2). In the next two sections, we will show that, up to
name changes, φ1 is generated by loops (Prop. 9.6.2), and φ2 is generated by splits
(Prop. 9.5.3).
9.5. Iterated Splits
The purpose of this section is to show that φ2 (9.4.1.4) is either a name change or
is generated by splits. First let us adopt the following convention, which is the
undirected version of Convention 4.2.4.
Convention 9.5.1. Using the three elementary relations (8.2.3.1), (8.2.4.1), and (8.2.5.1),
name changes (Def. 8.1.3) can always be rewritten on the outside (i.e., left side) of
an iterated operadic composition in UWD. Moreover, using the elementary relation
(8.2.1.1), an iteration of name changes can be composed down into just one name
change. To simplify the presentation, in what follows these elementary relations
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regarding name changes are automatically applied wherever necessary. With this
in mind, in the sequel we will mostly not mention name changes.
Recall from Remark 9.4.2 that in φ2 (9.4.1.4), the input soldering function is the
identity function and the output soldering function is surjective. So the following
Proposition applies to φ2.
Motivation 9.5.2. The following result says that an undirected wiring diagram of
the form
A
a1
an
⋮ g−1a1
⋮ g−1an
⋮ ⋮
can be generated by splits.
Proposition 9.5.3. Suppose A,B ∈ FinS, and
ρ = ( A fρ
=
// A B
gρ
surjective
oo ) ∈ UWD(BA) (9.5.3.1)
with fρ = IdA and gρ surjective.
(1) If A = ∅, then ρ = 1∅ ∈ UWD(∅∅) (Def. 7.3.2).
(2) Suppose A /= ∅.
(i) If gρ is a bijection, then ρ is a name change τA,B.
(ii) Otherwise, ρ is an iterated operadic composition of splits (Def. 8.1.6).
Proof. Wewill write fρ and gρ as f and g, respectively. If A = ∅, then ρ is the cospan( ∅ // ∅ ∅oo ), which is the ∅-colored unit in UWD. Suppose A /= ∅. If g is
a bijection, then by definition g is the name change τg−1 .
So suppose g is surjective but is not a bijection. We must show that ρ is an
iterated operadic composition of splits. The first step is to decompose ρ in such a
way that each constituent undirected wiring diagram creates one group of output
wires g−1ai. Decompose A as A = A1 ∐ A2 ∈ FinS in which
● A1 = {a ∈ A ∶ ∣g−1a∣ = 1};
● A2 = {a ∈ A ∶ ∣g−1a∣ ≥ 2} = {a1, . . . , an}.
By assumption A2 /= ∅. To decompose ρ we will use the following intermediate
boxes. For each 1 ≤ i ≤ n + 1, define
Di = A1 ∐ ∐
1≤k<i
g−1ak
´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i = 1
∐{ai, . . . , an}´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
∅ if i = n+ 1
∈ FinS.
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Note that D1 = A and Dn+1 ≅ B.
For 1 ≤ i ≤ n define
ρi = ( Di fi= // Di Di+1gioo ) ∈ UWD(Di+1Di ) (9.5.3.2)
in which, for d ∈ Di+1,
gi(d) =
⎧⎪⎪⎨⎪⎪⎩
ai if d ∈ g
−1ai,
d otherwise.
A direct inspection using Example 7.2.3 and Prop. 7.3.6 shows that, up to a name
change, there is a decomposition
ρ = ρn ○⋯ ○ ρ1 ∈ UWD(BA). (9.5.3.3)
When n = 2, this decomposition is depicted in the following picture.
A
a1
a2
⋮ g−1a1
⋮ g−1a2
⋮
To finish the proof, it suffices to show that each ρi is an iterated operadic composi-
tion of splits. We will prove this assertion in the next result. 
Motivation 9.5.4. The following result says that an undirected wiring diagram of
the form
b ⋮
b1
bp
⋮
can be generated by splits.
Proposition 9.5.5. Suppose D ∈ FinS, D /∋ b ∈ S, and
π = ( D ∐ b = // D ∐ b D ∐ g−1bgoo ) ∈ UWD(D∐g−1bD∐b ) (9.5.5.1)
such that
● g∣D = IdD and
● p = ∣g−1b∣ ≥ 2.
Then π is an iterated operadic composition of p − 1 splits.
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Proof. Write g−1b = {b1, . . . , bp}. If p = 2 then π is the split σ(D∐{b1,b2},b1,b2) by defini-
tion.
Suppose p ≥ 3. Then there is a decomposition of π into p − 1 splits as
π = σ(D∐{b1,...,bp},bp−1,bp) ○⋯ ○ σ(D∐{b1,b[2,p]},b1,b[2,p]). (9.5.5.2)
Here each b[j,p] means the wires bl for j ≤ l ≤ p are identified into one element.
Starting from the right, the jth split in the above decomposition of π, namely
σ(D∐{b1,...,bj,b[j+1,p]},bj,b[j+1,p]) ∈ UWD(D∐{b1,...,bj,b[j+1,p]}D∐{b1,...,bj−1,b[j,p]}),
is the cospan
D ∐ {b1, . . . , bj, b[j+1,p]}

D ∐ {b1, . . . , bj−1, b[j,p]} = // D ∐ {b1, . . . , bj−1, b[j,p]}
in FinS. Here the output soldering function sends bj and b[j+1,p] to b[j,p] and is the
identity function everywhere else. 
Example 9.5.6. For each 1 ≤ i ≤ n the undirected wiring diagram ρi ∈ UWD(Di+1Di ) in
(9.5.3.2) is of the form π (9.5.5.1) with
D = A1 ∐ ∐
1≤k<i
g−1ak ∐ {ai+1, . . . , an} and b = ai.
Therefore, ρ in (9.5.3.3) is an iterated operadic composition of splits.
Example 9.5.7. In (9.5.5.2) above:
(1) If p = 3, then π decomposes into two splits as
π = σ(D∐{b1,b2,b3},b2,b3) ○ σ(D∐{b1,b[2,3]},b1,b[2,3]).
(2) If p = 4, then π decomposes into three splits as
π = σ(D∐{b1,b2,b3,b4},b3,b4) ○ σ(D∐{b1,b2,b[3,4]},b2,b[3,4]) ○ σ(D∐{b1,b[2,4]},b1,b[2,4]).
9.6. Iterated Loops
The purpose of this section is to show that φ1 (9.4.1.3) is either a name change or is
generated by loops (Def. 8.1.5). Recall Convention 9.5.1 regarding name changes.
Also recall from Remark 9.4.2 that in φ1 (9.4.1.3) each cable is either a (1, 1)-cable
or a (2, 0)-cable. Therefore, the following result applies to φ1.
Motivation 9.6.1. The following result says that an undirected wiring diagram of
the form
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⋮
⋯
can be generated by loops.
Proposition 9.6.2. Suppose A,B,C ∈ FinS and
ξ = ( A f // C Bg
inclusion
oo ) ∈ UWD(BA)
in which each cable is either a (1, 1)-cable or a (2, 0)-cable. Suppose ξ has q (2, 0)-cables.
Then:
(1) ξ is a name change if q = 0.
(2) ξ is the iterated operadic composition of q loops (Def. 8.1.5) if q ≥ 1.
Proof. Since ξ only has (1, 1)-cables and (2, 0)-cables, up to a name change wemay
write it as the cospan
ξ = ( B ∐ T± f(Id,fold) // B ∐ T B
g
inclusion
oo )
with:
● T the set of (2, 0)-cables in ξ;
● f −1T = T± = T+ ∐ T− the coproduct of two copies of T.
If q = 0 (i.e., T = ∅), then ξ is the B-colored unit (Def. 7.3.2).
If q = 1 with T = {t} and T± = {t±}, then ξ is the loop λ(B∐{t±},t±) by definition.
Suppose q ≥ 2. We may write T = {t1, . . . , tq} and T± = {t1±, . . . , tq±}. The picture
t1
+
t1
−
t2
+
t2
−
⋮
depicts a decomposition of ξ into two loops when q = 2. A direct inspection shows
that there is a decomposition of ξ into q loops as
ξ = λ(B∐tq±,tq±) ○⋯ ○λ(B∐{t1±,...,tq±},t1±). (9.6.2.1)
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Starting from the right, the jth loop in the above decomposition of ξ, namely
λ(B∐{tj±,...,tq±},tj±) ∈ UWD(
B∐{tj+1± ,...,tq±}
B∐{tj±,...,tq±} ),
is the cospan
B ∐ {tj+1± , . . . , tq±}
inclusion

B ∐ {tj±, . . . , tq±} t
j
±↦tj
// B ∐ {tj+1± , . . . , tq±}∐ tj
in FinS. Here the input soldering function sends t
j
± to tj and is the identity function
everywhere else. 
Example 9.6.3. In (9.6.2.1) above:
(1) If q = 2, then ξ decomposes into two loops as
ξ = λ(B∐t2±,t2±) ○λ(B∐{t1±,t2±},t1±).
(2) If q = 3, then ξ decomposes into three loops as
ξ = λ(B∐t3±,t3±) ○λ(B∐{t2±,t3±},t2±) ○λ(B∐{t1±,t2±,t3±},t1±).
9.7. Summary of Chapter 9
Every undirected wiring diagram ϕ has a decomposition
ϕ = φ1 ○ φ2 ○ ϕ2
in which:
● φ1 is generated by loops;
● φ2 is generated by splits;
● ϕ2 is generated by 2-cells and 1-output wires.
Chapter 10
Finite Presentation for
Undirected Wiring
Diagrams
Fix a class S, with respect to which the FinS-colored operad UWD of undirected
wiring diagrams is defined (Theorem 7.3.14). The main purpose of this chapter
is to establish a finite presentation for the operad UWD; see Theorem 10.2.7. This
means the following two statements.
(1) The 6 generating undirected wiring diagrams (Def. 8.1.7) generate the
operad UWD. This means that every undirected wiring diagram can be
expressed as a finite iterated operadic composition involving only the 6
generators. See Theorem 10.1.12.
(2) If an undirectedwiring diagram can be operadically generated by the gen-
erators in two different ways, then there exists a finite sequence of elemen-
tary equivalences (Def. 10.2.1) from the first iterated operadic composition
to the other one. See Theorem 10.2.7. An elementary equivalence is in-
duced by either an elementary relation in UWD (Def. 8.2.18) or an operad
associativity/unity axiom for the generators.
This finite presentation theorem for UWD is the undirected analogue of the finite
presentation theorem for WD (Theorem 5.2.11). As in the directed case, this result
leads to a finite presentation theorem for UWD-algebras, which we will discuss in
Chapter 11.
We will continue to use Notation 3.3.1 for (iterated) operadic compositions.
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10.1. Stratified Presentation
In this section, we define a stratified presentation in UWD and show that every undi-
rected wiring diagram has a stratified presentation (Theorem 10.1.12). The follow-
ing definition is the undirected analogue of Def. 5.1.2.
Motivation 10.1.1. A simplex below is a finite parenthesized word whose alpha-
bets are generating undirected wiring diagrams, in which each pair of parentheses
has a well defined associated ○i-composition. In particular, a simplex has a well
defined operadic composition. As we have seen in Chapter 8, it is often possible
to express an undirected wiring diagram as an operadic composition of generat-
ing undirected wiring diagrams in multiple ways. In other words, an undirected
wiring diagram can have many different simplex presentations. We now start to
develop the necessary language to say precisely that any two such simplex presen-
tations of the same undirected wiring diagram are equivalent in some way.
Definition 10.1.2. Suppose n ≥ 1. An n-simplex Ψ and its composition ∣Ψ∣ ∈ UWD are
defined inductively as follows.
(1) A 1-simplex is a generator (Def. 8.1.7) ψ. Its composition ∣ψ∣ is defined as ψ
itself.
(2) Suppose n ≥ 2 and that k-simplices for 1 ≤ k ≤ n − 1 and their compositions
in UWD are already defined. An n-simplex in UWD is a tuple Ψ = (ψ, i,φ)
consisting of
● an integer i ≥ 1,
● a p-simplex ψ for some p ≥ 1, and
● a q-simplex φ for some q ≥ 1
such that:
(i) p + q = n;
(ii) the operadic composition
∣Ψ∣ def== ∣ψ∣ ○i ∣φ∣ (10.1.2.1)
is defined in UWD (Def. 7.3.5).
The undirected wiring diagram ∣Ψ∣ in (10.1.2.1) is the composition of Ψ.
A simplex in UWD is an m-simplex in UWD for some m ≥ 1. We say that a simplex
Ψ is a presentation of the undirected wiring diagram ∣Ψ∣.
Remark 10.1.3. To simplify the presentation, as in Notation 5.1.3, we will some-
times use either
● the right side of (10.1.2.1) or
● even just the list of generators (ψ1, . . . ,ψn) in a simplex in the order in
which they appear in (10.1.2.1)
10.1. Stratified Presentation 205
to denote a simplex in UWD.
Example 10.1.4. Elementary relations in UWD (Def. 8.2.18) provide a large source
of simplices in UWD. In fact, each side, either left or right, of each elementary
relation in UWD is a simplex. For example:
(1) The elementary relation (8.2.6.1) says that the 3-simplex
λ(Y,x,y) ○ (θ(X,y) ○2 ωy)
and the 2-simplex
λ(Y,x,y) ○ σ(Y,x,y)
have the same composition.
(2) The elementary relation (8.2.7.1) says that the 4-simplex
λ(W,w,y) ○ σ(W,x,w) ○ (θ(X,y) ○2 ωy)
and the 1-simplex (1X) have the same composition. In other words, the
former has composition 1X.
Example 10.1.5. In (8.3.1.1) we considered the 5-simplex
λ(X,x1 ,x2) ○ [((θ(∅,X) ○2 θ(x1 ,x2)) ○2 ωx1) ○2 ωx2] ,
whose composition has a wasted cable.
Example 10.1.6. In (8.3.2.1) we considered the 5-simplex
λ(Y∐X,x1,x2) ○ [((θ(Y,X) ○2 θ(x1 ,x2)) ○2 ωx1) ○2 ωx2] ,
whose composition also has a wasted cable.
Motivation 10.1.7. If we think of a simplex as a parenthesized word whose al-
phabets are generating undirected wiring diagrams, then the stratified simplex in
the next definition is a word where the same alphabets must occur in a consecu-
tive string. For example, all the loops must occur together as a string (λ1, . . . ,λn).
Furthermore, we can even insist that these strings for different types of generating
undirectedwiring diagrams occur in a specific order, with name changes and loops
at the top, followed by splits, 2-cells, and 1-output wires at the bottom.
Definition 10.1.8. A stratified simplex in UWD is a simplex in UWD (Def. 10.1.2) of
one of the following two forms:
(1) (ǫ), where ǫ ∈ UWD(∅) is the empty cell (Def. 8.1.1).
(2) (τ,λ,σ, θ,ω), where:
● τ is a name change (Def. 8.1.3);
● λ is a possibly empty string of loops (Def. 8.1.5);
● σ is a possibly empty string of splits (Def. 8.1.6);
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● θ is a possibly empty string of 2-cells (Def. 8.1.4);
● ω is a possibly empty string of 1-output wires (Def. 8.1.2).
We call these stratified simplices of type (1) and of type (2), respectively. If Ψ is a
stratified simplex in UWD, then we call it a stratified presentation of the undirected
wiring diagram ∣Ψ∣.
Remark 10.1.9. The composition of a stratified simplex of type (2) cannot be the
empty cell ǫ. Indeed, if the composition of a stratified simplex of type (2) is in
UWD(∅), then 1-output wires must be involved. So the composition must have at
least one cable, and it cannot be the empty cell.
Example 10.1.10. In (8.3.2.1) and (8.3.3.1) we gave two stratified presentations of
the undirected wiring diagram ζY ∈ UWD(YY) in Example 8.3.2.
Example 10.1.11. In (9.1.2.5) we gave a stratified presentation of the undirected
wiring diagram ϕ ∈ UWD( YX1,X2).
We now observe that the generators generate the operad UWD of undirected
wiring diagrams in a highly structured way.
Theorem 10.1.12. Every undirected wiring diagram admits a stratified presentation.
Proof. Suppose ψ is an undirected wiring diagram. If ψ is the empty cell ǫ (Def.
8.1.1), then (ǫ) is a stratified presentation of ψ. So let us now assume that ψ is not
the empty cell. We will show that it admits a stratified presentation of type (2). We
remind the reader of Convention 9.5.1.
Combining (9.2.3.1) and (9.4.3.1), there is a decomposition
ψ = φ1 ○ φ2 ○ψ2.
In this decomposition:
● The undirectedwiring diagram ψ2 either is a colored unit or has a stratified
presentation (θ,ω) by Lemma 9.3.5 and Corollary 9.3.8.
● The undirected wiring diagram φ2 either is a name change or has a strati-
fied presentation (σ) by Prop. 9.5.3.
● The undirected wiring diagram φ1 either is a name change or has a strati-
fied presentation (λ) by Prop. 9.6.2.
By the above three statements, ψ has a stratified presentation of type (2). 
10.2. Elementary Equivalences
The purpose of this section is to establish the second part of the finite presenta-
tion theorem for the operad UWD of undirected wiring diagrams. Recall the 17
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elementary relations in UWD (Def. 8.2.18). In what follows, we will regard each
operad associativity or unity axiom as an equality. The following definition is the
undirected analogue of Def. 5.2.2.
Definition 10.2.1. Suppose Ψ is an n-simplex in UWD as in Def. 10.1.2.
(1) A subsimplex of Ψ is a simplex in UWD defined inductively as follows.
● If Ψ is a 1-simplex, then a subsimplex of Ψ is Ψ itself.
● Suppose n ≥ 2 and Ψ = (ψ, i,φ) for some i ≥ 1, p-simplex ψ, and q-
simplex φ with p + q = n. Then a subsimplex of Ψ is
– a subsimplex of ψ,
– a subsimplex of φ, or
– Ψ itself.
If Ψ′ is a subsimplex of Ψ, then we write Ψ′ ⊆ Ψ.
(2) An elementary subsimplex Ψ′ of Ψ is a subsimplex of one of two forms:
(i) Ψ′ is one side (either left or right) of a specified elementary relation
in UWD (Def. 8.2.18).
(ii) Ψ′ is one side (either left or right) of a specified operad associativity
or unity axiom–(2.1.10.3), (2.1.10.4), (2.1.10.5), or (2.1.10.6)–involving
only the generators in UWD (Def. 8.1.7).
(3) Suppose Φ is another simplex in UWD. Then Ψ and Φ are said to be equiv-
alent if their compositions are equal; i.e., ∣Ψ∣ = ∣Φ∣ ∈ UWD.
(4) Suppose:
● Ψ′ ⊆ Ψ is an elementary subsimplex corresponding to one side of
R, which is either an elementary relation or an operad associativ-
ity/unity axiom for the generators in UWD.
● Ψ” is the simplex given by the other side of R.
● Ψ1 is the simplex obtained from Ψ by replacing the subsimplex Ψ′ by
Ψ”.
We say that Ψ and Ψ1 are elementarily equivalent. Note that elementarily
equivalent simplices are also equivalent.
(5) If Ψ and Φ are elementarily equivalent, we write Ψ ∼ Φ and call this an
elementary equivalence.
(6) Suppose Ψ0, . . . ,Ψr are simplices in UWD for some r ≥ 1 and that there
exist elementary equivalences
Ψ0 ∼ Ψ1 ∼ ⋯ ∼ Ψr .
Then we say that Ψ0 and Ψr are connected by a finite sequence of elementary
equivalences. Note that in this case Ψ0 and Ψr are equivalent.
Example 10.2.2. By definition, for each elementary relation in UWD (Def. 8.2.18),
the simplices given by its two sides are elementarily equivalent. For example:
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(1) By the elementary relation (8.2.6.1), replacing an elementary subsimplex
of the form
λ(Y,x,y) ○ (θ(X,y) ○2 ωy)
by one of the form
λ(Y,x,y) ○ σ(Y,x,y)
yields an elementary equivalence.
(2) By the elementary relation (8.2.7.1), replacing an elementary subsimplex
of the form
λ(W,w,y) ○ σ(W,x,w) ○ (θ(X,y) ○2 ωy)
by the colored unit 1X yields an elementary equivalence.
Example 10.2.3. In Example 8.3.4, we observed that for the undirected wiring di-
agram ζY ∈ UWD(YY) in Example 8.3.2, the stratified presentations (8.3.2.1) and
(8.3.3.1) are connected by a finite sequence of elementary equivalences.
Convention 10.2.4. As in Convention 5.2.7, to simplify the presentation, elemen-
tary equivalences corresponding to an operad associativity/unity axiom–(2.1.10.3),
(2.1.10.4), (2.1.10.5), or (2.1.10.6)–for the generators in UWD (Def. 8.1.7) will often
be applied tacitly wherever necessary.
The goal of this section is to show that any two equivalent simplices in UWD
are connected by a finite sequence of elementary equivalences. The first step is to
show that every simplex in UWD is connected to a stratified simplex (Def. 10.1.8)
in the following sense. The following observation is the undirected analogue of
Lemma 5.2.8.
Lemma 10.2.5. Every simplex in UWD is either a stratified simplex (Def. 10.1.8) or is
connected to an equivalent stratified simplex by a finite sequence of elementary equivalences
(Def. 10.2.1).
Proof. Suppose Ψ is a simplex in UWD that is not a stratified simplex. Using the
three elementary relations (8.2.3.1)–(8.2.5.1), first we move all the name changes
(Def. 3.1.3) in Ψ, if there are any, to the left. Then we use the elementary relation
(8.2.1.1) repeatedly to compose them down into one name change. Therefore, after
a finite sequence of elementary equivalences, we may assume that there is at most
one name change in Ψ, which is the left-most entry. If there are further elementary
equivalences later that create name changes, we will perform the same procedure
without explicitly mentioning it.
The empty cell ǫ ∈ UWD(∅) (Def. 8.1.1) and a 1-output wire ω∗ ∈ UWD(∗) (Def.
8.1.2) have no input boxes, so no operadic composition of the forms ǫ ○i − or ω∗ ○i −
can be defined. Therefore, after a finite sequence of elementary equivalences cor-
responding to the operad horizontal associativity axiom (2.1.10.3), we may assume
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that Ψ has the form
(τ,Ψ1, ǫ,ω).
Here:
● τ is a name change;
● all the 1-output wires ω are at the right-most entries;
● all the empty cells ǫ are just to their left;
● Ψ1 is either empty or is a subsimplex involving 2-cells (Def. 8.1.4), loops
(Def. 8.1.5), and splits (Def. 8.1.6).
Next we use the elementary relations (8.2.9.1)–(8.2.12.1) to move all the 2-cells
in Ψ to just the left of ǫ. Then we use the elementary relations (8.2.15.1) and
(8.2.17.1) to move all the remaining loops to just the right of the name change τ.
So after a finite sequence of elementary equivalences, we may assume that the sim-
plex Ψ has the form (τ,λ,σ, θ, ǫ,ω). (10.2.5.1)
If the string ǫ of empty cells is empty, then we are done because this is now a
stratified simplex of type (2).
So suppose the string ǫ of empty cells in (10.2.5.1) is non-empty. Using finitely
many elementary equivalences corresponding to the elementary relations (8.2.8.1)–
(8.2.10.1), we may cancel all the unnecessary empty cells in (10.2.5.1). If there are
no empty cells left after the cancellation, then we have a stratified simplex of type
(2).
Suppose that, after the cancellation in the previous paragraph, the resulting
string ǫ of empty cells is still non-empty. Then it must contain a single empty cell ǫ,
and there are no 2-cells θ and no 1-output wires ω in the resulting simplex Ψ. Since
the output box of ǫ is the empty box, the current simplex Ψ cannot have any loops
λ or splits σ. Therefore, in this case the simplex (10.2.5.1) has the form
(τ, ǫ).
Since the output box of ǫ is the empty box ∅, this name change τ must be the
colored unit 1∅. So by the operad left unity axiom (2.1.10.5), the simplex (1∅, ǫ) is
elementarily equivalent to (ǫ), which is a stratified simplex of type (1). 
The next step is to show that equivalent stratified simplices are connected. The
following observation is the undirected analogue of Lemmas 5.2.9 and 5.2.10.
Lemma 10.2.6. Any two equivalent stratified simplices (Def. 10.1.8) in UWD are either
equal or are connected by a finite sequence of elementary equivalences (Def. 10.2.1).
Proof. Suppose Ψ1 and Ψ2 are equivalent stratified simplices in UWD. By Remark
10.1.9 Ψ1 and Ψ2 are both of type (1) or both of type (2). If they are both of type (1),
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then they are both equal to (ǫ) by definition. So let us now assume that Ψ1 and Ψ2
are distinct but equivalent stratified simplices of type (2) in UWD. The rest of the
proof is similar to that of Lemma 5.2.10 and consists of a series of reductions.
Write ψ ∈ UWD(YX) for the common composition of Ψ1 and Ψ2. Using elementary
equivalences corresponding to
● the operad unity axioms (2.1.10.5) and (2.1.10.6),
● the elementary relations (8.2.7.1) and (8.2.8.1) regarding colored units, and
● other elementary relations in UWD that move the generators around the
stratified simplices,
we may assume that there are no unnecessary generators in these stratified sim-
plices. Here unnecessary refers to either a colored unit or generators whose (iter-
ated) operadic composition is a colored unit. If ψ itself is a name change τ, then at
this stage both Ψ1 and Ψ2 are equal to the 1-simplex (τ). So let us now assume that
ψ is not a name change.
The name change τ1 in Ψ1 has output box Y, and the same is true for the name
change τ2 in Ψ2. We may actually assume that the input boxes of τ1 and of τ2 are
also equal, provided that we change the output boxes of other generators in Ψ2 ac-
cordingly by a name change if necessary. Such changes correspond to elementary
equivalences coming from the operad unity and associativity axioms and the ele-
mentary relation (8.2.1.1). Using finitely many elementary equivalences, we may
therefore assume that τ1 is equal to τ2. So we may as well assume that there are
no name changes in the two stratified simplices Ψi. At this stage, each stratified
simplex Ψi has the form
(λi,σi, θi,ωi) .
Using finitely many elementary equivalences corresponding to the elementary
relation (8.2.6.1) and other elementary relations that move the generators around,
we may assume that in the simplices Ψ1 and Ψ2 all the (1, 0)-cables in ψ are created
as in the left side of (8.2.6.1), i.e., as (λ, θ,ω) rather than as (λ,σ). In plain language,
this means that every (1, 0)-cable in ψ is created in both Ψi by applying a loop to a
1-output wire and some other wire, rather than by applying a loop to a split.
Similarly, using Example 8.3.4 and finitely many elementary equivalences, we
may further assume that every wasted cable in ψ is created in both simplices Ψi
as (λ, θ, θ,ω,ω) as in (8.3.2.1), rather than as (λ,σ, θ,ω) as in (8.3.3.1). In plain
language, this means that every wasted cable in ψ is created in both Ψi by applying
a loop to two 1-output wires, as in the first picture after (8.3.2.1).
Recall that each 1-output wire ω is a 0-ary element in UWD, while loops and
splits are unary. Therefore, by the operad associativity axioms (2.1.10.3) and (2.1.10.4),
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we may assume that in each simplex Ψi, the right portion (θi,ωi) is a subsimplex.
By the above reductions, at this stage the two simplices (θ1,ω1) and (θ2,ω2) are
uniquely determined by ψ and have the same composition. In fact, each simplex
(θi,ωi) has composition ψ2 (9.2.2.3). Using finitely many elementary equivalences
corresponding to the elementary relations (8.2.9.1) and (8.2.10.1) and the operad
associativity axioms, we may now assume that the simplices (θ1,ω1) and (θ2,ω2)
are equal.
Similarly, at this stage the simplices (λ1,σ1) and (λ2,σ2) both have composi-
tion ψ1 (9.2.2.2). Using finitely many elementary equivalences corresponding to
the elementary relations (8.2.13.1)–(8.2.17.1) and the operad vertical associativity
axiom (2.1.10.4), we may now assume that the simplices (λ1,σ1) and (λ2,σ2) are
equal. 
We are now ready for the finite presentation theorem for undirected wiring
diagrams. It describes the operad UWD of undirected wiring diagrams (Theorem
7.3.14) in terms of finitely many generators and finitely many relations.
Theorem 10.2.7. Consider the operad UWD of undirected wiring diagrams.
(1) Every undirected wiring diagram can be obtained from finitely many generators
(Def. 8.1.7) via iterated operadic compositions (Def. 2.1.10).
(2) Any two equivalent simplices in UWD are either equal or are connected by a finite
sequence of elementary equivalences (Def. 10.2.1).
Proof. The first statement is a special case of Theorem 10.1.12. The second state-
ment is a combination of Lemma 10.2.5 twice and Lemma 10.2.6. 
10.3. Summary of Chapter 10
(1) A simplex in UWD is a finite non-empty parenthesizedword of generating
undirected wiring diagrams in which each pair of parentheses is equipped
with an operadic ○i-composition.
(2) A stratified simplex inUWD is a simplex of one of the following two forms.
● (ǫ)
● (τ,λ,σ, θ,ω)
(3) Every undirected wiring diagram has a stratified presentation.
(4) Two simplices in UWD are elementarily equivalent if one can be obtained
from the other by replacing a subsimplex Ψ′ by an equivalent simplex Ψ′′
such that ∣Ψ′∣ = ∣Ψ′′∣ is either one of the seventeen elementary relations in
UWD or an operad associativity/unity axiom involving only the six gen-
erating undirected wiring diagrams.
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(5) Any two simplex presentations of a given undirected wiring diagram are
connected by a finite sequence of elementary equivalences.
Chapter 11
Algebras of Undirected
Wiring Diagrams
The main purpose of this chapter is to provide a finite presentation theorem for
algebras over the operad UWD of undirected wiring diagrams (Theorem 7.3.14).
As in the case of wiring diagrams (Theorem 6.2.2), this finite presentation for UWD-
algebras is a consequence of the finite presentation for the operad UWD (Theorem
10.2.7). This finite presentation allows us to reduce the understanding of a UWD-
algebra to just a few basic structure maps and a small number of easy-to-check
axioms. We will illustrate this point further with the relational algebra of a set and
the typed relational algebra.
In Section 11.1 we first define a UWD-algebra in terms of 6 generating struc-
ture maps and 17 generating axioms corresponding to the generators (Def. 8.1.7)
and the elementary relations (Def. 8.2.18) in UWD. Then we observe that this fi-
nite presentation for a UWD-algebra is in fact equivalent to the general definition
(Def. 6.1.3) of a UWD-algebra (Theorem 11.1.2). This is an application of the finite
presentation theorem for the operad UWD (Theorem 10.2.7).
In Section 11.2 we provide, for each set A, a finite presentation for the UWD-
algebra called the relational algebra of A (Theorem 11.2.5). In its original form,
the relational algebra was the main algebra example in [Spi13]. In [Spi13] Spivak
pointed out that the relational algebra of a set and its variant called the typed rela-
tional algebra, to be discussed in Section 11.4, have applications in digital circuits,
machine learning, and database theory.
In Section 11.3 we prove a rigidity property of the relational algebra of a set
(Theorem 11.3.3). It says that a given map of sets is a bijection precisely when it
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induces a map between the two relational algebras. The motivation for this rigid-
ity property comes from [Spi13] Section 3, where several examples suggest that
there are very few interesting maps out of the relational algebra of a set. In fact, in
[Spi13] Conjecture 3.1.6, Spivak conjectured that the relational algebra of any set
is quotient-free. Although our rigidity result does not prove Spivak’s conjecture in
its full generality, it adds further evidence that the conjecture should be true.
In Section 11.4 we consider a generalization of the relational algebra of a set,
called the typed relational algebra. We observe that, similar to the relational algebra
of a set, the typed relational algebra has a finite presentation (Theorem 11.4.7). In
its original form, the typed relational algebra was first defined in [Spi13] Section 4.
11.1. Finite Presentation for Algebras
The main purpose of this section is to prove a finite presentation theorem for UWD-
algebras. We first define a UWD-algebra in terms of a finite number of generators
and relations. Immediately afterwards we will show that this definition agrees
with the general definition of an operad algebra (Def. 6.1.3) when the operad is
UWD.
Fix a class S, with respect to which the FinS-colored operad UWD of undirected
wiring diagrams is defined (Theorem 7.3.14).
Definition 11.1.1. A UWD-algebra A consists of the following data. For each X ∈
FinS, A is equipped with a set AX called the X-colored entry of A. Moreover, it
is equipped with the following 6 generating structure maps corresponding to the
generators in UWD (Def. 8.1.7).
(1) Corresponding to the empty cell ǫ ∈ UWD(∅) (Def. 8.1.1), it has a structure
map
∗
ǫ
// A∅ , (11.1.1.1)
i.e., a chosen element in A∅.
(2) Corresponding to each 1-output wire ω∗ ∈ UWD(∗) (Def. 8.1.2), it has a
structure map
∗
ω∗
// A∗ , (11.1.1.2)
i.e., a chosen element in A∗.
(3) Corresponding to each name change τf ∈ UWD(YX) (Def. 8.1.3), it has a
structure map
AX
τf
// AY (11.1.1.3)
that is, furthermore, the identity map if f is the identity map on X.
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(4) Corresponding to each 2-cell θ(X,Y) ∈ UWD(X∐YX,Y ) (Def. 8.1.4), it has a struc-
ture map
AX × AY
θ(X,Y)
// AX∐Y . (11.1.1.4)
(5) Corresponding to each loop λ(X,x±) ∈ UWD(X∖x±X ) (Def. 8.1.5), it has a struc-
ture map
AX
λ(X,x±)
// AX∖x± . (11.1.1.5)
(6) Corresponding to each split σ(X,x1 ,x2) ∈ UWD(XX′) (Def. 8.1.6), it has a struc-
ture map
AX′
σ(X,x1,x2)
// AX . (11.1.1.6)
The following 17 diagrams, called the generating axioms, which correspond to the
elementary relations in UWD (Def. 8.2.18), are required to be commutative.
(1) In the setting of (8.2.1.1), the diagram
AX
τf
//
τg f ""❋
❋❋
❋❋
❋❋
❋
AY
τg

AZ
is commutative.
(2) In the setting of (8.2.2.1), the diagram
∗
ωx
//
ωy
!!❇
❇❇
❇❇
❇❇
❇❇
Ax
τx,y

Ay
is commutative.
(3) In the setting of (8.2.3.1), the diagram
AX1 × AX2
(τf1 ,τf2)

θ(X1,X2)
// AX1∐X2
τf1∐ f2

AY1 × AY2
θ(Y1,Y2)
// AY1∐Y2
is commutative.
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(4) In the setting of (8.2.4.1), the diagram
AX
τf

λ(X,x±)
// AX∖x±
τf ′

AY
λ(Y,y±)
// AY∖y±
is commutative.
(5) In the setting of (8.2.5.1), the diagram
AX′
τf ′

σ(X,x1,x2)
// AX
τf

AY′
σ(Y,y1,y2)
// AY
is commutative.
(6) In the setting of (8.2.6.1), the diagram
AX ×∗ ≅ AX
(Id,ωy)

σ(Y,x,y)
// AY
λ(Y,x,y)

AX × Ay
θ(X,y)
// AY
λ(Y,x,y)
// AW
(11.1.1.7)
is commutative.
(7) In the setting of (8.2.7.1), the diagram
AX ≅ AX ×∗
Id

(Id,ωy)
// AX × Ay
θ(X,y)
// AY
σ(W ,x,w)

AX AW
λ(W ,w,y)
oo
is commutative.
(8) In the setting of (8.2.8.1), the diagram
AX
Id

≅
// AX ×∗
(Id,ǫ)

AX AX × A∅
θ(X,∅)
oo
is commutative.
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(9) In the setting of (8.2.9.1), the diagram
AX × AY × AZ
(Id,θ(Y,Z))
//
(θ(X,Y),Id)

AX × AY∐Z
θ(X,Y∐Z)

AX∐Y × AZ
θ(X∐Y,Z)
// AX∐Y∐Z
(11.1.1.8)
is commutative.
(10) In the setting of (8.2.10.1), the diagram
AY × AX
permute
//
θ(Y,X)

AX × AY
θ(X,Y)

AY∐X
=
// AX∐Y
(11.1.1.9)
is commutative.
(11) In the setting of (8.2.11.1), the diagram
AX × AY
(Id,λ(Y,y±))

θ(X,Y)
// AX∐Y
λ(X∐Y,y±)

AX × AY′
θ(X,Y′)
// AX∐Y′
is commutative.
(12) In the setting of (8.2.12.1), the diagram
AX × AY′
(Id,σ(Y,y1,y2))

θ(X,Y′)
// AX∐Y′
σ(X∐Y,y1,y2)

AX × AY
θ(X,Y)
// AX∐Y
is commutative.
(13) In the setting of (8.2.13.1), the diagram
AX′
σ(Z,z1,z2)

σ(Y,y1,y2)
// AY
σ(X,z1,z2)

AZ
σ(X,y1,y2)
// AX
is commutative.
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(14) In the setting of (8.2.14.1), the diagram
AX
σ(Y1,y12,y3)

σ(Y2,y1,y23)
// AY2
σ(Y,y2,y3)

AY1
σ(Y,y1,y2)
// AY
is commutative.
(15) In the setting of (8.2.15.1), the diagram
AX
σ(Y
′,y1,y2)

λ(X,x±)
// AX′
σ(Y,y1,y2)

AY′
λ(Y′,x±)
// AY
is commutative.
(16) In the setting of (8.2.16.1), the diagram
AX
σ(W ,y,x+)

σ(W ,y,x−)
// AW
λ(W ,x±)

AW
λ(W ,x±)
// AY
is commutative.
(17) In the setting of (8.2.17.1), the diagram
AX
λ(X,x1,x2)

λ(X,x3,x4)
// AZ
λ(Z,x1,x2)

AW
λ(W ,x3,x4)
// AY
is commutative.
This finishes the definition of a UWD-algebra.
At this moment we have two definitions of a UWD-algebra.
● On the one hand, in Def. 6.1.3 with O = UWD, a UWD-algebra has a struc-
ture map µζ (6.1.2.1) for each undirected wiring diagram ζ ∈ UWD. This
structure map satisfies the associativity axiom (6.1.3.1) for a general op-
eradic composition in UWD, together with the unity and the equivariance
axioms in Def. 6.1.2.
● On the other hand, in Def. 11.1.1 aUWD-algebra has 6 generating structure
maps and satisfies 17 generating axioms.
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We now observe that these two definitions are equivalent, so UWD-algebras indeed
have a finite presentation as in Def. 11.1.1.
Theorem 11.1.2. For the operad UWD of undirected wiring diagrams (Theorem 7.3.14),
Def. 6.1.3 with O = UWD and Def. 11.1.1 of a UWD-algebra are equivalent.
Proof. This proof proceeds as in the proof of Theorem 6.2.2. First suppose (A,µ)
is a UWD-algebra in the sense of Def. 6.1.3. To see that it is also a UWD-algebra
in the sense of Def. 11.1.1, first note that the structure map µ? (6.1.2.1) gives the 6
generating structure maps (11.1.1.1)–(11.1.1.6). Moreover, the generating structure
map µ1X (11.1.1.3) is the identity map by the unity axiom (6.1.2.3).
The generating axiom (11.1.1.9) is a special case of the equivariance diagram
(6.1.2.4), so it is commutative. Each of the other 16 generating axioms corresponds
to an elementary relation in UWD that describes two different ways to construct the
same undirected wiring diagram as an iterated operadic composition of generators
in UWD. Each such generating axiom asserts that the two corresponding composi-
tions of generating structure maps–defined using the composition in the diagram
(6.1.3.1)–are equal. The associativity axiom (6.1.3.1) of (A,µ) applied twice guar-
antees that two such compositions are indeed equal.
Conversely, suppose A is a UWD-algebra in the sense of Def. 11.1.1, so it has
6 generating structure maps that satisfy 17 generating axioms. We must show that
it is a UWD-algebra in the sense of Def. 6.1.3 For an undirected wiring diagram
ψ ∈ UWDwith a presentationΨ (Def. 10.1.2), we define its structuremap µψ (6.1.2.1)
inductively as follows.
(1) If Ψ is a 1-simplex, then Ψ = (ψ), and ψ is a generator inUWD by definition.
In this case, we define µψ as the corresponding generating structure map
(11.1.1.1)–(11.1.1.6) of A.
(2) Inductively, suppose Ψ is an n-simplex for some n ≥ 2, so Ψ = (Φ, i,Θ) for
some i ≥ 1, p-simplex Φ, and q-simplex Θ with p + q = n. Since 1 ≤ p, q < n,
by the induction hypothesis, the structure maps µ∣Φ∣ and µ∣Θ∣ are already
defined. Then we define the structure map
µψ = µ∣Φ∣ ○i µ∣Θ∣ (11.1.2.1)
as in Notation 6.1.4.
By Theorem 10.1.12 every undirected wiring diagram has a stratified presen-
tation, hence a presentation. To see that the structure map µψ as above is well-
defined, we need to show that the map µψ is independent of the choice of a presen-
tation Ψ. Any two presentations of an undirected wiring diagram are by definition
equivalent simplices. By Theorem 10.2.7(2) (= the relations part of the finite pre-
sentation theorem for UWD), any two equivalent simplices in UWD are either equal
or are connected by a finite sequence of elementary equivalences. Therefore, it
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suffices to show that every elementary equivalence in UWD yields a commutative
diagram involving the generating structure maps of A, where ○i is interpreted as in
Notation 6.1.4. Recall from Def. 10.2.1 that an elementary equivalence comes from
either an elementary relation in UWD or an operad associativity/unity axiom for
the generators in UWD.
It follows from a direct inspection that the operad associativity and unity axioms–
(2.1.10.3), (2.1.10.4), (2.1.10.5), and (2.1.10.6)–for the generators yield commutative
diagrams involving the generating structure maps of A. In fact, the diagrams in-
volving the horizontal and the vertical associativity axioms (2.1.10.3) and (2.1.10.4)
are commutative because composition of functions is associative. The diagrams for
the two unity axioms (2.1.10.5) and (2.1.10.6) are commutative because the gener-
ating structure map for a colored unit (11.1.1.3) is required to be the identity map.
By definition each of the 17 generating axioms of A corresponds to an elemen-
tary relation (Def. 8.2.18) and is a commutative diagram. Therefore, the structure
map µψ for each wiring diagram ψ is well-defined.
It remains to check that the structure map µ satisfies the required unity, equiv-
ariance, and associativity axioms. The unity axiom (6.1.2.3) holds because it is
part of the assumption on the generating structure map corresponding to a name
change (11.1.1.3).
The associativity axiom (6.1.3.1) holds because the structure map µψ is defined
above (11.1.2.1) by requiring that the diagram (6.1.3.1) be commutative.
For the equivariance axiom (6.1.2.4), first note that it is enough to check it when
the undirected wiring diagram in questioned is an iterated operadic composition
of 2-cells. This is because 2-cells are the only binary generators in UWD (Remark
8.1.8). All other generators are either 0-ary or unary, for which equivariance is
trivial.
So now suppose ζ in the equivariance axiom (6.1.2.4) is an iterated operadic
composition of 2-cells. If ζ is a 2-cell and the permutation σ is the transposition(1 2) ∈ Σ2, then the equivariance axiom (6.1.2.4) is true by the generating axiom
(11.1.1.9). The general case now follows from this special case using:
● the generating axiom (11.1.1.8) corresponding to the associativity property
of 2-cells (8.2.9.1);
● the operad associativity axioms (2.1.10.3) and (2.1.10.4) when applied to
2-cells;
● the fact that the transpositions (i, i + 1) for 1 ≤ i ≤ n − 1 generate the sym-
metric group Σn.
So (A,µ) is a UWD-algebra in the sense of Def. 6.1.3. 
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Remark 11.1.3. The proofs of the finite presentation theorems 11.1.2 and 6.2.2 for
UWD-algebras and WD-algebras are almost identical. In fact, it is not difficult to
formulate and prove a more general result that has both of these finite presenta-
tion theorems as special cases. Such a result would say that, if an operad O has
a finite presentation (i.e., specific finite sets of generators and generating relations
expressed in terms of simplices and elementary equivalences similar to Def. 10.1.2
and 10.2.1), then O-algebras have a corresponding finite presentation. We pur-
posely chose not to present the material this way in order to avoid the higher level
of abstraction that is unnecessary for actual applications of (undirected) wiring di-
agrams. Although the context is slightly different, the formulation and proof of
such a finite presentation theorem for O-algebras can be extracted from the Strong
Biased Definition Theorem in [YJ15] page 193.
11.2. Finite Presentation for the Relational Algebra
The purpose of this section is to provide an illustration of Theorem 11.1.2, the finite
presentation theorem of UWD-algebras, using the relational algebra. This algebra
was originally introduced as the main algebra example in [Spi13] using Def. 6.1.2.
We will describe the relational algebra in terms of 6 generating structure maps and
17 generating axioms. First we need some notations.
Definition 11.2.1. Suppose A and X are sets.
(1) AX = Set(X,A) is the set of functions X // A.
(2) An element u ∈ AX is called an X-vector in A, and u(x) ∈ A is called the
x-entry of u for x ∈ X.
(3) ℘(X) = {T ⊆ X} is the set of subsets of X, called the power set of X.
(4) RelA(X) = ℘ (AX) is the power set of the set AX of X-vectors in A.
Example 11.2.2. Suppose A,B,X,Y are sets and ∗ is a one-element set.
(1) Since A∅ = ∗, it follows that
RelA(∅) = ℘(∗) = {∅,∗}. (11.2.2.1)
(2) Since A∗ = A, it follows that
RelA(∗) = ℘(A), (11.2.2.2)
the power set of A.
(3) There is a canonical bijection
AX × AY ≅ AX∐Y. (11.2.2.3)
(4) Suppose h ∶ X // Y is a function.
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(i) There is an induced map h∗ ∶ AY // AX sending each map Y // A
to the composition of X // Y // A; i.e., h∗ is pre-composition with
h.
(ii) Likewise, there is an induced map
RelA(Y) h∗ // RelA(X) (11.2.2.4)
given by pre-composition with h.
(5) Suppose p ∶ A // B is a function.
(i) There is an induced map p∗ ∶ A
X // BX sending each map X // A
to the composition X // A // B; i.e., p∗ is post-composition with
p.
(ii) Likewise, there is an induced map
RelA(X) p∗ // RelB(X) (11.2.2.5)
given by post-composition with p.
Assumption 11.2.3. Throughout this section, S is the one-element set. So FinS = Fin
is the collection of finite sets, and UWD is a Fin-colored operad (Theorem 7.3.14).
We now define the relational algebra in terms of finitely many generating struc-
ture maps and generating axioms.
Definition 11.2.4. Suppose A is a set. The relational algebra of A, denoted RelA, is
the UWD-algebra in the sense of Def. 11.1.1 defined as follows. For each finite set
X, the X-colored entry is
RelA(X) = ℘ (AX)
as in Def. 11.2.1. Its 6 generating structure maps are defined as follows.
(1) For the empty cell ǫ ∈ UWD(∅) (Def. 8.1.1), the chosen element in RelA(∅) ={∅,∗} (11.2.2.1) is ∗.
(2) For a 1-outputwireω∗ ∈ UWD(∗) (Def. 8.1.2), the chosen element in RelA(∗) =
℘(A) (11.2.2.2) is A.
(3) For a bijection f ∶ X // Y ∈ Fin and the name change τf ∈ UWD(YX) (Def.
8.1.3), the generating structure map is the pre-composition map (11.2.2.4)
RelA(X) τf = ( f
−1)∗
// RelA(Y) .
In other words, each X-vector in A is reindexed as a Y-vector in A using
the bijection f .
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(4) For a 2-cell θ(X,Y) ∈ UWD(X∐YX,Y ) (Def. 8.1.4), the generating structure map is
defined using the bijection (11.2.2.3) as follows.
RelA(X) ×RelA(Y)
θ(X,Y)

(U ⊆ AX,V ⊆ AY)
❴

RelA(X ∐Y) (U ×V ⊆ AX × AY ≅ AX∐Y)
In other words, concatenate every given X-vector with every given Y-
vector to form an (X ∐Y)-vector.
(5) For a loop λ(X,x±) ∈ UWD(X∖x±X ) (Def. 8.1.5), the generating structure map is
defined as
RelA(X)
λ(X,x±)

(U ⊆ AX)
❴

RelA (X ∖ x±) {u∖x± ∶ u ∈ U, u(x+) = u(x−)} ⊆ AX∖x±
(11.2.4.1)
in which u∖x± is the composition
X ∖ x±
inclusion
// X
u
// A .
In other words, for a given subset of X-vectors in A, look for those whose
x+-entry and x−-entry are equal, and then delete these two entries to form
a subset of (X ∖ x±)-vectors.
(6) For a split σ(X,x1 ,x2) ∈ UWD(XX′) (Def. 8.1.6), denote by p ∶ X // X′ the
projection map that sends both x1, x2 ∈ X to x ∈ X
′ and is the identity
function everywhere else. The generating structure map is defined as the
pre-composition map (11.2.2.4)
RelA(X′) σ(X,x1,x2) = p∗ // RelA(X) .
In other words, for a given subset of X′-vectors in A, use the x-entry for
both the x1-entry and the x2-entry to form a subset of X-vectors.
The following observation is the finite presentation theorem for the relational
algebra of a set.
Theorem 11.2.5. For each set A, the relational algebra RelA in Def. 11.2.4 is actually a
UWD-algebra in the sense of Def. 11.1.1, hence also in the sense of Def. 6.1.3 by Theorem
11.1.2.
Proof. We need to check that RelA satisfies the 17 generating axioms in Def. 11.1.1.
Due to the simplicity of the 6 generating structure maps, all the generating axioms
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can be checked by a direct inspection. For example, the generating axiom (11.1.1.7),
which corresponds to the elementary relation (8.2.6.1), is the assertion that the dia-
gram
RelA(X) ×∗ ≅ RelA(X)
(Id,ωy)

σ(Y,x,y)
// RelA(Y)
λ(Y,x,y)

RelA(X)×RelA(y) θ(X,y) // RelA(Y) λ(Y,x,y) // RelA(W)
is commutative, where X = Y ∖ y andW = Y ∖ {x, y} = X ∖ x. For each element
(U ⊆ AX) ∈ RelA(X),
one can check that both compositions in the above diagram send U to the element
{W inclusion // X u // A ∶ u ∈ U} ⊆ AW
in RelA(W). The other 16 generating axioms are checked similarly. 
Remark 11.2.6. To see that our relational algebra RelA in Def. 11.2.4 agrees with
the one in [Spi13] Example 2.2.10, note that the latter is based on Def. 6.1.2, which
is equivalent to Def. 6.1.3. A direct inspection of [Spi13] Eq. (11) reveals that
Spivak’s structure map of RelA, when applied to the 6 generators in UWD (Def.
8.1.7), reduces to our generating structure maps in Def. 11.2.4. Theorem 11.2.5
then guarantees that the two definitions of the relational algebra RelA–i.e., our Def.
11.2.4 and [Spi13] Example 2.2.10–are equivalent.
11.3. Spivak’s Conjecture: Rigidity of the Relational Algebra
The purpose of this section is to partially verify a conjecture in [Spi13] (Conjecture
3.1.6) that states that the relational algebra RelA in Def. 11.2.4 is quotient-free. To
state this conjecture, we first need the definition of a map between operad algebras.
Recall from Section 6.1 the definition of an operad algebra.
Definition 11.3.1. Suppose O is an S-colored operad, and (A,µA) and (B,µB) are
O-algebras. A map of O-algebras f ∶ A // B consists of a collection of maps
{Ac fc // Bc ∶ c ∈ S}
that is compatible with the structure maps in the following sense.
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Compatibility with Structure Maps: For each d ∈ S, c = (c1, . . . , cn) ∈ Prof(S),
and ζ ∈ O(dc), the diagram
n
∏
i=1
Aci
µAζ

∏ fci
//
n
∏
i=1
Bci
µBζ

Ad
fd
// Bd
(11.3.1.1)
is commutative.
Furthermore,we call f an isomorphism if there exists amap ofO-algebras g ∶ B // A
such that g f = IdA and f g = IdB. If such amap g exists, then it is necessarily unique.
The following conjecture regarding the relational algebra is [Spi13] Conjecture
3.1.6. Since we are talking about the relational algebra, here S is a one-element set,
and UWD is a Fin-colored operad.
Conjecture 11.3.2. Suppose:
● A is a set, and RelA is the relational algebra of A in Def. 11.2.4.
● f ∶ RelA // B is a map of UWD-algebras.
Then at least one of the following two statements holds.
(1) f is an isomorphism.
(2) BX is a one-element set for each finite set X.
Roughly speaking this conjecture states that there are no interesting maps out
of any relational algebra. In the following observation, we will verify Conjecture
11.3.2 in the special case when the map RelA // B is induced by a map of sets out
of A.
Theorem 11.3.3. Suppose f ∶ A // B is a map of sets. Then the following statements are
equivalent.
(1) f is a bijection of sets.
(2) The post-composition maps f∗ ∶ RelA(X) // RelB(X) (11.2.2.5), with X run-
ning through all the finite sets, form an isomorphism of UWD-algebras.
(3) The post-composition maps f∗ ∶ RelA(X) // RelB(X), with X running through
all the finite sets, form a map of UWD-algebras.
Proof. The implications (1) Ô⇒ (2) Ô⇒ (3) are both immediate from the defini-
tions. It remains to check the implication (3) Ô⇒ (1). So let us now assume that
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f∗ ∶ RelA // RelB is a map of UWD-algebras. This means that the diagram
n
∏
i=1
RelA(Xi)
µAζ

∏ fXi
//
n
∏
i=1
RelB(Xi)
µBζ

RelA(Y) fY // RelB(Y)
(11.3.3.1)
is commutative for each ζ ∈ UWD(YX) with X = (X1, . . . ,Xn). We will consider two
special cases, which will show that f is surjective and injective.
(1) To show that f is surjective, consider a 1-output wire ω∗ ∈ UWD(∗) (Def.
8.1.2). In this case, the commutative diagram (11.3.3.1) becomes the dia-
gram
∗
ωA∗

=
// ∗
ωB∗

RelA(∗) = ℘(A) f∗ // ℘(B) = RelB(∗)
in which
ωA
∗
(∗) = A ∈ ℘(A) and ωB
∗
(∗) = B ∈ ℘(B)
by Def. 11.2.4. The bottom horizontal map f∗ is post-composition with
f , so it sends each subset U ⊆ A to its image f (U) ⊆ B. Therefore, the
commutativity of the above diagram forces
f (A) = f∗(A) = B,
so f is surjective.
(2) To show that f is injective, we argue by contradiction. So suppose there
exist distinct elements a+, a− ∈ A such that f (a+) = f (a−) ∈ B. We will show
that this assumption leads to a contradiction. Consider the loop λ(A,a±) ∈
UWD(A∖a±A ) (Def. 8.1.5). In this case, the commutative diagram (11.3.3.1)
becomes the diagram
RelA(A)
λ(A,a±)

f∗
// RelB(A)
λ(A,a±)

RelA(A∖ a±) f∗ // RelB(A∖ a±)
(11.3.3.2)
in which both horizontal maps f∗ are post-composition with f . Consider
the element
U = { A = // A } ∈ RelA(A) = ℘ (AA) ,
which is the single-element set consisting of the identity map of A. We
will show that the two compositions in (11.3.3.2) do not agree at U.
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On the one hand, since a+ /= a−, applying the left vertical map to U
yields
λ(A,a±)(U) = ∅ ⊆ AA∖a±
by the definition of the generating structure map for a loop (11.2.4.1). Ap-
plying the bottom horizontal map f∗ in (11.3.3.2) yields
f∗λ(A,a±)(U) = ∅ ⊆ BA∖a± .
On the other hand, applying the top horizontal map f∗ to U yields
f∗(U) = { A f // B } ∈ RelB(A) = ℘ (BA) ,
which is the single-element set consisting of the map f . Since f (a+) =
f (a−), applying the right vertical map now yields the single-element set
λ(A,a±) f∗(U) = { A∖ a± inclusion // A f // B } ⊆ BA∖a±
by (11.2.4.1). Since this is not empty, the two compositions in the commu-
tative diagram (11.3.3.2) do not agree at the elementU. This is a contradic-
tion, so the map f is injective.

Example 11.3.4. Let us provide a simple illustration of the non-commutativity of
the diagram (11.3.3.2) for the non-injective function f ∶ A = {0, 1} // {∗} = B that
sends both 0 and 1 to ∗. Consider the singleton U = {IdA} ∈ ℘(AA) = RelA(A).
Since 0 /= 1, we have
f∗λ(A,0,1)U = f∗(∅) = ∅ ∈ ℘(B∅) = RelB(∅).
On the other hand, f∗U is the singleton { f} ∈ ℘(BA) = RelB(A)with f (0) = f (1). So
λ(A,0,1) f∗U = λ(A,0,1){ f} = {∅ // B} ∈ ℘(B∅) = RelB(∅),
which contains one element. So λ(A,0,1) f∗ /= f∗λ(A,0,1), and the diagram (11.3.3.2) in
this case is not commutative. In particular, this non-injective function f does not
induce a map of UWD-algebras RelA // RelB.
11.4. Finite Presentation for the Typed Relational Algebra
The relational algebra RelA in Def. 11.2.4 has a fixed set A as the set of potential
values in each coordinate in an X-vector (Def. 11.2.1). There is a more general
version of the relational algebra, called the typed relational algebra, in which each
coordinate in an X-vector has its own set of potential values. The typed relational
algebra was first introduced in [Spi13] (Section 4) using Def. 6.1.2. In this section,
we observe that the typed relational algebra also has a finite presentation, similar
to the one for the relational algebra in Theorem 11.2.5.
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Assumption 11.4.1. Throughout this section, S is the collection of sets, so UWD is
the FinSet-colored operad of undirected wiring diagrams (Theorem 7.3.14).
Definition 11.4.2. Suppose (X, v) ∈ FinSet (Def. 2.2.6), so X is a finite set and v ∶
X // Set assigns to each x ∈ X a set v(x).
(1) Define the set
Xv = ∏
x∈X
v(x) (11.4.2.1)
in which an empty product, for the case X = ∅, means the one-point set.
(2) An element in Xv is also called an X-vector.
(3) For x ∈ X, the x-entry of an X-vector u is denoted by ux.
As before, we will omit writing v in (X, v) if there is no danger of confusion.
Example 11.4.3. Suppose A is a set and (X, v) ∈ FinSet such that v(x) = A for all
x ∈ X. Then
Xv = ∏
x∈X
A = AX
as in Def. 11.2.1
Example 11.4.4. Each map f ∶ (X, v) // (Y, v) ∈ FinSet induces a map
Yv = ∏
y∈Y
v(y) fv // ∏
x∈X
v(x) = Xv . (11.4.4.1)
For (ay)y∈Y ∈ Yv with each ay ∈ v(y), its image is defined as
fv((ay)y∈Y) = (a f (x))x∈X
using the fact that a f (x) ∈ v( f (x)) = v(x). If A is a set and v(y) = v(x) = A for all
y ∈ Y and x ∈ X, then fv is the pre-composition map in Example 11.2.2. In what
follows, a map induced by the map fv will often be denoted by fv as well.
We now define the typed relational algebra in terms of finitely many generating
structure maps and generating axioms.
Definition 11.4.5. The typed relational algebra Rel is the UWD-algebra in the sense of
Def. 11.1.1 defined as follows. For each (X, v) ∈ FinSet, the X-colored entry is
Rel(X) = ℘ (Xv)
with Xv as in (11.4.2.1) and ℘(−) the power set (Def. 11.2.1). Its 6 generating struc-
ture maps are defined as follows.
(1) For the empty cell ǫ ∈ UWD(∅) (Def. 8.1.1), the chosen element in
Rel(∅) = ℘(∅v) = ℘(∗) = {∅,∗}
is ∗.
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(2) For a 1-outputwireωx ∈ UWD(x) (Def. 8.1.2), the chosen element inRel(x) =
℘(v(x)) is v(x).
(3) For a bijection f ∶ X // Y ∈ FinSet and the name change τf ∈ UWD(YX) (Def.
8.1.3), the generating structure map is the bijection
Rel(X) = ℘ (Xv) τf = f
−1
v
// ℘ (Yv) = Rel(Y)
induced by f −1v as in (11.4.4.1).
(4) For a 2-cell θ(X,Y) ∈ UWD(X∐YX,Y ) (Def. 8.1.4), the generating structure map is
defined as follows.
Rel(X) ×Rel(Y)
θ(X,Y)

(U ⊆ Xv,V ⊆ Yv)
❴

Rel(X ∐Y) (U ×V ⊆ Xv ×Yv ≅ (X ∐Y)v)
(5) For a loop λ(X,x±) ∈ UWD(X∖x±X ) (Def. 8.1.5), the generating structure map is
defined as
Rel(X)
λ(X,x±)

(U ⊆ Xv)
❴

Rel (X ∖ x±) {u∖x± ∶ u ∈ U, ux+ = ux−} ⊆ (X ∖ x±)v
(11.4.5.1)
in which u∖x± is obtained from u by deleting the x±-entries. In otherwords,
if ι ∶ (X ∖ x±) // X is the inclusion map, then
u∖x± = ιv(u),
provided ux+ = ux− , where ιv is as in (11.4.4.1).
(6) For a split σ(X,x1 ,x2) ∈ UWD(XX′) (Def. 8.1.6), denote by p ∶ X // X′ the
projection map that sends both x1, x2 ∈ X to x ∈ X
′ and is the identity
function everywhere else. The generating structure map is the map
Rel(X′) σ(X,x1,x2) = pv // Rel(X)
induced by pv in (11.4.4.1). In other words, σ
(X,x1 ,x2) takes each X′-vector
u in any given subset of X′-vectors to the X-vector whose x1-entry and x2-
entry are both equal to the x-entry of u, and all other entries remain the
same.
Example 11.4.6. Suppose A is a set and (X, v) ∈ FinSet such that v(x) = A for all
x ∈ X. Then
Rel(X) = ℘(Xv) = ℘ (AX) = RelA(X),
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the X-colored entry of the relational algebra of A (Def. 11.2.4). Furthermore, if
in Def. 11.4.5 all the value assignments v take the constant value A, then the 6
generating structure maps of Rel reduce to those of RelA in Def. 11.2.4.
The following observation is the finite presentation theorem for the typed rela-
tional algebra.
Theorem 11.4.7. The typed relational algebra Rel in Def. 11.4.5 is actually a UWD-
algebra in the sense of Def. 11.1.1, hence also in the sense of Def. 6.1.3 by Theorem 11.1.2.
Proof. As in the proof of Theorem 11.2.5 for the relational algebra of A, we just
need to check that Rel satisfies the 17 generating axioms in Def. 11.1.1. Due to
the simplicity of the 6 generating structure maps, all the generating axioms can be
checked by a direct inspection. For example, the generating axiom (11.1.1.7), which
corresponds to the elementary relation (8.2.6.1), is the assertion that the diagram
Rel(X) ×∗ ≅ Rel(X)
(Id,ωy)

σ(Y,x,y)
// Rel(Y)
λ(Y,x,y)

Rel(X) ×Rel(y) θ(X,y) // Rel(Y) λ(Y,x,y) // Rel(W)
is commutative, where X = Y ∖ y andW = Y ∖ {x, y} = X ∖ x. For each element
(U ⊆ Xv =∏ v(x)) ∈ Rel(X),
one can check that both compositions in the above diagram send U to the element
{ιv(u) ∶ u ∈ U} ⊆Wv
in Rel(W), where ι ∶ W // X is the inclusion map and ιv is as in (11.4.4.1). The
other 16 generating axioms are checked similarly. 
Remark 11.4.8. To see that our relational algebra Rel in Def. 11.4.5 agrees with the
one in [Spi13] Section 4, note that the latter is based on Def. 6.1.2, which is equiva-
lent to Def. 6.1.3. A direct inspection of [Spi13] Lemma 4.1.2 reveals that Spivak’s
structure map of Rel, when applied to the 6 generators in UWD (Def. 8.1.7), reduces
to our generating structure maps in Def. 11.4.5. Theorem 11.4.7 then guarantees
that the two definitions of the relational algebra Rel–i.e., our Def. 11.4.5 and [Spi13]
Section 4–are equivalent.
11.5. Summary of Chapter 11
(1) Each UWD-algebra can be described using six generating structure maps
and seventeen generating axioms.
(2) The (typed) relational algebra is a UWD-algebra.
(3) Spivak’s Conjecture holds when restricted to relational algebras.
Part 3
Maps Between Operads
of Wiring Diagrams
So far we have considered four operads constructed from wiring diagrams and
undirected wiring diagrams:
(1) the BoxS-colored operad of wiring diagramsWD (Theorem 2.3.11);
(2) the BoxS-colored operad of normal wiring diagramsWD● (Prop. 5.3.5);
(3) the BoxS-colored operad of strict wiring diagramsWD0 (Prop. 5.4.6);
(4) the FinS-colored operad of undirected wiring diagrams UWD (Theorem
7.3.14).
The purpose of this part is to study maps between these operads. We will show
that there is a commutative diagram
WD0
χ0 %%❏
❏❏
❏❏
❏❏
❏❏
// WD●
χ

// WD
ρ
zz✉✉
✉✉
✉✉
✉✉
✉
UWD
of operad maps, in which the horizontal maps are operad inclusions. All the op-
erad maps in this diagram except ρ are discussed in Chapter 12. The operad map ρ
is discussed in Chapter 13. The existence of such operad maps implies that:
● Every UWD-algebra induces aWD-algebra along ρ.
● EveryWD-algebra restricts to aWD●-algebra.
● EveryWD●-algebra restricts to aWD0-algebra.
For each of the three operad maps that end at UWD, we will compute precisely
the image. An undirected wiring diagram is in the image of
● χ0 if and only if its cables are either (1, 1)-cables or (2, 0)-cables;
● χ if and only if it has no (0, 0)-cables and no (0,≥ 2)-cables.
Furthermore, the operad map ρ ∶ WD // UWD is surjective, so every undirected
wiring diagram is the ρ-image of some wiring diagram. Delay nodes play a crucial
role in the surjectivity of the operad map ρ.
Reading Guide. The reader who already knows about operad maps may skip
most of Section 12.1 and go straight to Propositions 12.1.7 and 12.1.9. Instead of
the proof of Theorem 12.2.4 about the existence of the operad map χ, the reader
may wish to concentrate on the motivating Example 12.2.1. Likewise, the proofs of
Theorems 12.4.1 and 12.5.1 about the images of the operad maps χ and χ0 may be
skipped during the first reading.
Instead of the proof of Theorem 13.1.4 on the existence of the operadmap ρ, the
reader may wish to concentrate on the motivating Example 13.1.1. Likewise, before
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reading the proof of Theorem 13.3.3 on the surjectivity of themap ρ, the readermay
wish to first read the illustrating Example 13.3.4.

Chapter 12
Map from Normal to
Undirected Wiring
Diagrams
This chapter has three main purposes.
(1) We show that there exists an operad map χ ∶ WD● // UWD from the op-
erad WD● of normal wiring diagrams to the operad UWD of undirected
wiring diagrams. See Theorem 12.2.4. Recall that a normal wiring dia-
gram is a wiring diagram with no delay nodes. Intuitively, the map χ is
given by forgetting directions.
(2) We compute precisely the image of the operad map χ ∶ WD● // UWD in
Theorem 12.4.1. An undirected wiring diagram is in the image of χ if and
only if it has no wasted cables and no (0,≥ 2)-cables.
(3) We consider the restriction χ0 ∶ WD0 // UWD of the operad map χ ∶
WD● // UWD to the operadWD0 of strict wiring diagrams and compute
precisely its image in Theorem 12.5.1. An undirected wiring diagram is
in the image of χ0 if and only if its cables are either (1, 1)-cables or (2, 0)-
cables.
In Theorem 13.1.4 we will extend the operad map χ ∶ WD● // UWD to an operad
map ρ ∶WD // UWD defined for all wiring diagrams. Furthermore, we will show
in Theorem 13.3.3 that the operad map ρ ∶WD // UWD is surjective.
In Section 12.1 we define amap of operads and observe that there are inclusions
of operadsWD0 // WD● // WD. Furthermore, if the underlying class S changes,
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then there are correspondingmaps of operads for each of the four operads of (undi-
rected) wiring diagrams.
Section 12.2 contains the first main result Theorem 12.2.4 of this chapter. It says
that there is a map of operads χ ∶WD● // UWD defined by forgetting directions.
In Section 12.3 we provide a series of examples to illustrate the operad map χ.
Section 12.4 contains the second main result Theorem 12.4.1 of this chapter.
This result identifies precisely the image of the operad map χ ∶ WD● // UWD as
consisting of the undirectedwiring diagramswith nowasted cables and no (0,≥ 2)-
cables.
In Section 12.5 we consider the restriction of the operad map χ to the operad
WD0 of strict wiring diagrams. Recall that a strict wiring diagram is a wiring dia-
gram with no delay nodes and whose supplier assignment is a bijection. In The-
orem 12.5.1 we will show that the image of the operad map WD0 // UWD con-
sists of precisely the undirected wiring diagrams with only (1, 1)-cables and (2, 0)-
cables.
12.1. Operad Maps
In this section, we define an operadmap and record some obvious maps among the
various operads of (undirected) wiring diagrams (Prop. 12.1.7 and 12.1.9). Recall
from Def. 2.1.10 the definition of an S-colored operad.
Definition 12.1.1. Suppose O is an S-colored operad and P is a T-colored operad.
A map of operads, also called an operad map, f ∶ O // P consists of a pair of maps( f0, f1) as follows.
(1) f0 ∶ S // T, called the color map.
(2) For each d ∈ S and c = (c1, . . . , cn) ∈ Prof(S) with n ≥ 0, it has a map, called
an entry map,
O(dc) f1 // P( f df c)
in which f d = f0d ∈ T and f c = ( f0c1, . . . , f0cn) ∈ Prof(T).
We will usually write both f0 and f1 as f . These maps are required to preserve the
operad structure in the sense that the following three conditions hold.
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Preservation of Equivariance: For each (dc) ∈ Prof(S) × S as above and per-
mutation σ ∈ Σn, the diagram
O(dc)
σ ≅

f
// P( f df c)
σ≅

O( dcσ) f // P( f df cσ)
(12.1.1.1)
is commutative, in which f cσ = ( f cσ(1), . . . , f cσ(n)).
Preservation of Colored Units: For each c ∈ S,
f1c = 1 f c (12.1.1.2)
in which 1c ∈ O(cc) is the c-colored unit in O and 1 f c ∈ P( f cf c) is the ( f c)-
colored unit in P.
Preservation of Operadic Composition: For each (dc) ∈ Prof(S) × S with ∣c∣ ≥
1, b ∈ Prof(S), and 1 ≤ i ≤ ∣c∣, the diagram
O(dc)×O(cib)
○i

( f , f )
// P( f df c)×P( f cif b)
○i

O( dc○ib)
f
// P( f df (c○ib))
(12.1.1.3)
is commutative.
Definition 12.1.2. Suppose O is an S-colored operad and P is a T-colored operad.
(1) A map of operads f ∶ O // P is called an operad inclusion if the color map
f0 ∶ S // T and all the entry maps f1 are inclusions.
(2) If there exists an operad inclusion O // P, then we call O a sub-operad of
P.
Example 12.1.3. With the one-point set ∗ as the set of color, there is an operad T
in which every entry T( ∗∗,...,∗) = ∗. Then for each colored operad O, there exists a
unique map of operads O // T. In category theoretical terms, T is a terminal object
in the category of all colored operads.
Example 12.1.4. There is an operad Iwith the empty set as its set of color, and I has
no entries because it has no colors. Then for each colored operad O, there exists a
unique operad inclusion I // O. In category theoretical terms, I is an initial object
in the category of all colored operads.
Example 12.1.5. Suppose f ∶ O // P and g ∶ P // Q are maps of operads. Com-
posing the color maps and the entry maps, there is a composition map of operads
g f ∶ O // Q.
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Example 12.1.6. Suppose f ∶ O // P is an operad map as in Def. 12.1.1 and A ={At}t∈T is a P-algebra as in Def. 6.1.2 or Def. 6.1.3. Then there is an induced O-
algebra A f defined by the following data.
(1) For each c ∈ S, A f is equipped with the c-colored entry A
f
c = A f c.
(2) For each ( dc1,...,cn) ∈ Prof(S) × S and ζ ∈ O( dc1,...,cn), A f is equipped with the
structure map
A
f
c1 ×⋯× A
f
cn = A f c1 ×⋯× A f cn
µ
f
ζ
=µ f ζ
// A f d = A
f
d .
Here µ? is the P-algebra structure map of A, and f ζ ∈ P( f df c1,..., f cn). Since
an operad map is assumed to preserve all the operad structure, a direct
inspection reveals that A f is indeed an O-algebra.
We say that the O-algebra A f is induced along f .
In the next two observations, we record some obvious operad maps among the
various operads of (undirected) wiring diagrams.
Recall the BoxS-colored operad WD of wiring diagrams (Theorem 2.3.11), the
BoxS-colored operad WD● of normal wiring diagrams (Prop. 5.3.5), and the BoxS-
colored operadWD0 of strict wiring diagrams (Prop. 5.4.6). Remember that a nor-
mal wiring diagram is a wiring diagram without delay nodes, and a strict wiring
diagram is a normal wiring diagramwhose supplier assignment is a bijection. Also
recall that WDS means the operad of S-wiring diagrams, and the symbol S is sup-
pressed from the notation WDS unless we need to emphasize it. Similar remarks
apply toWDS0 andWD
S
●
.
Proposition 12.1.7. Given a map f ∶ S // T of classes, there exists an induced commu-
tative diagram
WDS0
//
f∗

WDS
●
//
f∗

WDS
f∗

WDT0
// WDT
●
// WDT
(12.1.7.1)
of maps of operads in which:
● the horizontal maps are operad inclusions;
● the vertical maps are induced by f on value assignments.
Proof. In each row of the diagram (12.1.7.1), the maps on colors (i.e., either BoxS or
BoxT) are the identity map. For a fixed class, a strict wiring diagram is by definition
also a normal wiring diagram, which by definition is also awiring diagram. In each
of WD0 and WD●, the operad structure–i.e., the equivariant structure, the colored
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units, and the operad composition–is defined as that in WD (Def. 2.3.1–2.3.4). So
the horizontal entrywise inclusions actually define operad inclusions.
For the vertical maps in the diagram (12.1.7.1), first note that f induces maps
FinS // FinT and BoxS // BoxT that are the identity map on the underlying fi-
nite sets. On value assignments, these maps are post-composition with f . A di-
rect inspection reveals that, using these two maps, every (strict/normal) S-wiring
diagram is sent to a (strict/normal) T-wiring diagram. Moreover, all the operad
structure (Def. 2.3.1–2.3.4) is preserved by these maps. So the vertical entrywise
defined maps in the diagram (12.1.7.1) are maps of operads. The commutativity of
the diagram is immediate from the definitions of the operad maps. 
Example 12.1.8. By Example 12.1.6 and Prop. 12.1.7, everyWD-algebra (Def. 6.2.1)
restricts to a WD●-algebra (Def. 6.4.1), and every WD●-algebra restricts to a WD0-
algebra (Def. 6.6.1). For example, the propagator algebra (Def. 6.3.11), which is a
WD-algebra, restricts to aWD●-algebra and also to aWD0-algebra.
Recall that UWDS is the FinS-colored operad of undirected S-wiring diagrams
(Theorem 7.3.14), and the symbol S in UWDS is dropped unless we need to empha-
size S. Essentially the same as in Prop. 12.1.7, we have the following operad maps
for undirected wiring diagrams.
Proposition 12.1.9. Given a map f ∶ S // T of classes, there exists an induced map of
operads
UWDS // UWDT .
Example 12.1.10. Suppose S = ∗, a one-point set, and T = Set, the collection of sets.
Then the inclusion ∗ // Set induces an operad inclusion UWD∗ // UWDSet. In
[Spi13] Example 2.1.7, UWD∗ is denoted by S and is called the operad of singly-
typed wiring diagrams. In [Spi13] Example 4.1.1, UWDSet is denoted by T and is
called the operad of typed wiring diagrams.
12.2. Normal to Undirected Wiring Diagrams
Fix a class S for the rest of this chapter, with respect to which the operad WD● of
normal wiring diagrams (Prop. 5.3.5) and the operad UWD of undirected wiring
diagrams (Theorem 7.3.14) are defined. Recall that a normal wiring diagram is a
wiring diagram without delay nodes. The purpose of this section is to construct
a map of operads WD● // UWD given by forgetting directions (Theorem 12.2.4).
The existence of such a map of operads was hinted at in the discussion in [RS13]
Section 4.1.
Example 12.2.1. To motivate the definition of the map of operads WD● // UWD
to be defined below, consider the following normal wiring diagram.
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ϕ ∈WD●( YX1,X2)
X1
X2
y1
y2
y1
y2
y3
Here
Xin1 = {xin11, xin12, xin13} , Xout1 = {xout11 , xout12 } , Xin2 = {xin2 } , and Xout2 = {xout2 } .
The supplier assignment of ϕ (Def. 2.2.13), s ∶ Dmϕ // Spϕ, is given by
● y1 = s (xin12) = s (xin2 );
● xout11 = s (xin11) = s(y1);
● xout2 = s(y2) = s(y3) = s (xin13).
Note that y2 ∈ Y
in is an external wasted wire, and xout12 ∈ X
out
1 is an internal wasted
wire.
A natural way to make ϕ into an undirected wiring diagram is to forget the
directions of all the arrows. For instance, we send
Y = (Yin,Yout) = ({y1, y2},{y1, y2, y3}) ∈ BoxS
to
Y = Yin ∐Yout = {y1, y2, y1, y2, y3} ∈ FinS,
and similarly we send Xi ∈ BoxS to Xi = X
in
i ∐X
out
i ∈ FinS for i = 1, 2. So we have
X1 = {xin11, xin12, xin13, xout11 , xout12 } and X2 = {xin2 , xout2 } .
Inserting cables at appropriate places, we obtain the following undirectedwiring
diagram.
ϕ ∈ UWD( YX1,X2)
X1
X2
y1
y2
y1
y2
y3
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Call the two cables on the left, from top to bottom, c1 and c2 and the three cables on
the right, also from top to bottom, c3, c4, and c5. Then on the left side c1 is a (2, 1)-
cable, and c2 is a (0, 1)-cable. On the right side, c3, c4, and c5 are a (2, 1)-cable, a(1, 0)-cable, and a (2, 2)-cable (Def. 7.1.2), respectively.
Note that the set of cables {c1, . . . , c5} in ϕ is in canonical bijection with the set
of supply wires in ϕ (Def. 2.2.13), namely
Spϕ = Y
in
∐Xout1 ∐X
out
2 ∈ FinS.
With this identification, the input and output soldering functions of ϕ are com-
pletely determined by the identity map on Spϕ and the supplier assignment of ϕ.
We will make this precise in (12.2.2.3) below.
With the previous example as motivation, we now define the map of operads
WD● // UWD. Recall the definitions of normal wiring diagrams (Def. 2.2.13 and
5.3.1) and of undirected wiring diagrams (Def. 7.1.2 and 7.1.4).
Definition 12.2.2. Fix a class S.
(1) Define the map χ0 ∶ BoxS // FinS by
χ0Y = Y = Y
in
∐Yout ∈ FinS (12.2.2.1)
for each Y = (Yin,Yout) ∈ BoxS.
(2) For each ( YX1,...,Xn) ∈ Prof (BoxS) ×BoxS with n ≥ 0, define the map
WD●( YX1,...,Xn) χ1 // UWD( YX1,...,Xn) (12.2.2.2)
as follows. For ψ ∈WD●( YX1,...,Xn) (so DNψ = ∅), its image
χ1ψ = ψ ∈ UWD( YX1,...,Xn)
is the cospan
Y = Yin ∐Yout
IdYin ∐sψ∣Yout
n
∐
i=1
Xi = X
in ∐Xout
(sψ∣Xin ,IdXout)
// Spψ = Y
in ∐Xout
(12.2.2.3)
in FinS. Here:
● Xout =∐ni=1 X
out
i and X
in =∐ni=1 X
in
i .
● Spψ is the set of supply wires of ψ.
● The map
Dmψ = Y
out ∐Xin
sψ
// Yin ∐Xout = Spψ
is the supplier assignment for ψ (Def. 2.2.13).
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Remark 12.2.3. Consider the output soldering function of ψ in (12.2.2.3). Due to the
non-instantaneity requirement (2.2.13.2), the restriction of the supplier assignment
sψ to Y
out is a map Yout // Xout.
Theorem 12.2.4. The maps χ0 (12.2.2.1) and χ1 (12.2.2.2) define a map of operads
WD●
χ
// UWD . (12.2.4.1)
Proof. As before we will write both χ0 andχ1 as χ. We must check that χ preserves
the operad structure in the sense of Def. 12.1.1. In both WD● (2.3.1.1) and UWD
(7.3.1.1), the equivariant structure is given by permuting the labels of the input
boxes. So χ preserves equivariance in the sense of (12.1.1.1). Likewise, it follows
immediately from the definitions of the colored units in WD● (2.3.2.1) and UWD
(7.3.2.1) that they are preserved by χ in the sense of (12.1.1.2).
To check that χ preserves operadic composition in the sense of (12.1.1.3), sup-
pose ϕ ∈WD●( YX1,...,Xn) with n ≥ 1, 1 ≤ i ≤ n, and ψ ∈WD●( XiW1,...,Wm) with m ≥ 0. We must
show that
χ(ϕ ○i ψ) = (χϕ) ○i (χψ) ∈ UWD(YZ) (12.2.4.2)
in which
Z = (X ○iW) = (X1, . . . ,Xi−1,W1, . . . ,Wm,Xi+1, . . . ,Xn) ∈ Prof (FinS)
as in (2.1.10.2), X = (X1, . . . ,Xn), andW = (W1, . . . ,Wm).
To prove (12.2.4.2), on the one hand, by Def. 2.3.4 ϕ ○iψ ∈WD●( YX○iW) has supplier
assignment
Dmϕ○iψ = Y
out ∐∐
j/=iX
in
j ∐W
in
sϕ○iψ
// Yin ∐∐
j/=iX
out
j ∐W
out = Spϕ○iψ
that is given by sϕ, sψsϕ, sψ, sϕsψ, or sψsϕsψ according to (2.3.4.2) and (2.3.4.3). Here
W in =
m
∐
k=1
W ink and W
out
=
m
∐
k=1
Woutk ∈ FinS.
So by (12.2.2.3) χ (ϕ ○i ψ) ∈ UWD(YZ) is the cospan
Y = Yin ∐Yout
Id∐sϕ○iψ

∐
j/=iX j ∐∐k Wk
(sϕ○iψ,Id)
// Spϕ○iψ = Y
in ∐∐
j/=iX
out
j ∐W
out
(12.2.4.3)
in FinS. Here:
● The input soldering function is made up of
– the identity map on∐j/=iXoutj ∐Wout;
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– the supplier assignment sϕ○iψ ∶∐j/=i Xinj ∐W in // Spϕ○iψ.
● The output soldering function is the coproduct of
– the identity map on Yin;
– the supplier assignment sϕ○iψ ∶ Y
out // ∐j/=iXoutj ∐Wout.
On the other hand, by (12.2.2.3) and Def. 7.3.5, the ○i-composition
(χϕ) ○i (χψ) ∈ UWD(YZ)
is the cospan
Y = Yin ∐Yout
Id
Yin
∐sϕ∣Yout

zz
Xin ∐Xout
Id∐sψ∣Xout
i

(sϕ∣Xin ,IdXout) //
pushout
Spϕ = Y
in ∐Xout

∐
j/=i
X j ∐∐
k
Wk
(sψ∣W in ,Id) //
66∐
j/=i
X j ∐ (Xini ∐W
out)´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
Spψ
// C
(12.2.4.4)
in FinS, in which the square is defined as a pushout. In this diagram:
● In the middle vertical map, the restriction to
– Xouti is the supplier assignment sψ ∶ X
out
i
// Wout;
– all other coproduct summands is the identity map.
● In the bottom left horizontal map, the restriction to
– W in is the supplier assignment sψ ∶W
in // Spψ;
– all other coproduct summands is the identity map.
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Therefore, to check the condition (12.2.4.2), it suffices to show that the cospans
(12.2.4.3) and (12.2.4.4) are the same. So it is enough to show that the square
Xin ∐∐
j/=iX
out
j ∐X
out
i = X
in ∐Xout
(Id
Xin∐∐j/=i X
out
j
)∐(sψ∣Xout
i
)

(sϕ∣Xin ,IdXout )
// Spϕ = Y
in ∐Xout
(IdYin∐∐j/=i Xoutj )∐(sψ∣Xouti )

Xin ∐∐
j/=iX
out
j ∐W
out =∐
j/=iX j ∐ (X
in
i ∐W
out) h // Spϕ○iψ = Yin ∐∐
j/=iX
out
j ∐W
out
(12.2.4.5)
in FinS is a pushout (Def. 7.2.1). Here the restriction of the map h to
● ∐
j/=iX
out
j ∐W
out is the identity map;
● Xin is the composition
Xin
sϕ
// Yin ∐∐
j/=iX
out
j ∐X
out
i
Id∐sψ∣Xout
i
// Yin ∐∐
j/=iX
out
j ∐W
out .
To see that the square (12.2.4.5) is commutative, observe that both compositions
when restricted to
● Xin is (Id∐sψ∣Xout
i
) ○ sϕ;
● ∐
j/=iX
out
j is the identity map;
● Xouti is sψ.
It remains to check the condition (7.2.1.2) of a pushout. So suppose given a
solid-arrow commutative diagram
Xin ∐∐
j/=iX
out
j ∐X
out
i
Id∐sψ∣Xout
i

(sϕ∣Xin ,Id)
// Yin ∐Xout
Id∐sψ∣Xout
i

β

Xin ∐∐
j/=iX
out
j ∐W
out h //
α
00
Yin ∐∐
j/=iX
out
j ∐W
out
η
##
V
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in FinS. We must show that there exists a unique dotted map η that makes the
diagram commutative. By a direct inspection the only possible candidate for η is
given by the restrictions
Yin ∐∐
j/=iX
out
j
η = β
// V and Wout
η = α
// V .
With this definition of η, it remains to check the equalities
η (Id∐sψ∣Xout
i
) = β and ηh = α. (12.2.4.6)
Both of these equalities can be checked by a direct inspection. This finishes the
proof that the square (12.2.4.5) is a pushout and, therefore, that χ preserves op-
eradic composition (12.2.4.2). 
Example 12.2.5. By Example 12.1.6 and Theorem 12.2.4, every UWD-algebra (Def.
11.1.1) induces aWD●-algebra (Def. 6.4.1) along the operadmap χ ∶WD● // UWD.
For example:
● The relational algebra of a set A (Def. 11.2.4 with S = ∗) induces a WD●-
algebra along the operad map χ.
● The typed relational algebra (Def. 11.4.5 with S = Set) also induces aWD●-
algebra along the operad map χ.
12.3. Examples of the Operad Map
The purpose of this section is to provide concrete examples of the map of operads
χ ∶ WD● // UWD in Theorem 12.2.4. Recall that the map χ was defined in Def.
12.2.2. Similar to Section 8.2, all the assertions in this section are checked by a
direct inspection of the normal and undirected wiring diagrams involved. So we
will omit the proofs.
First we consider the normal generating wiring diagrams (Def. 5.3.6) that are
sent by χ to generators in UWD (Def. 8.1.7).
Example 12.3.1. For the empty wiring diagram ǫ ∈WD●(∅) (Def. 3.1.1), the image
χǫ ∈ UWD(∅)
is the empty cell (Def. 8.1.1).
Example 12.3.2. For a name change τf ∈WD●(YX) (Def. 3.1.3), the image
χτf ∈ UWD(YX)
is the name change τ
f
(Def. 8.1.3) corresponding to the bijection
X = Xin ∐Xout
f in∐( f out)−1
// Yin ∐Yout = Y ∈ FinS
induced by f .
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Example 12.3.3. For a 2-cell θX,Y ∈WD●(X∐YX,Y ) (Def. 3.1.4), the image
χθX,Y ∈ UWD(X∐YX,Y )
is the 2-cell θ(X,Y) (Def. 8.1.4).
Example 12.3.4. For a 1-loop λX,x ∈WD●(X∖xX ) (Def. 3.1.5), the image
χλX,x ∈ UWD(X∖x±X )
is the loop λ(X,x±) (Def. 8.1.5).
Example 12.3.5. For an out-split σY,y1 ,y2 ∈WD●(YX) (Def. 3.1.7), the image
χσY,y1 ,y2 ∈ UWD(YX)
is the split σ(Y,y1,y2) (Def. 8.1.6).
Next we consider an in-split and a 1-wasted wire. They are not sent by the map
of operads χ to generators in UWD. So we will express their χ-images as operadic
compositions of the generators in UWD. By Theorem 10.1.12 this is always possible.
Example 12.3.6. For an in-split σX,x1,x2 ∈ WD●(YX) (Def. 3.1.6) with Y = X(x1=x2) , sup-
pose
Z = Y ∐ {x+1 , x−1 } ∈ FinS
in which v(x+1 ) = v(x−1 ) = v(x1) ∈ S. Identify
Z
(x12 = x+1 ) =
X ∐ {x+1 , x−1}(x1 = x2 = x+1 ) = X
via x+1 ↦ x1 and x
−
1 ↦ x2. Then we have
χσX,x1 ,x2 = λ(Z,x±1 ) ○ σ
(Z,x12,x+1 ) ∈ UWD(YX) (12.3.6.1)
in which:
● λ(Z,x±
1
) ∈ UWD(YZ) is a loop (Def. 8.1.5);
● σ(Z,x12,x+1 ) ∈ UWD(ZX) is a split (Def. 8.1.6).
Observe that the right side of (12.3.6.1) also appeared in the elementary relation
(8.2.16.1) in UWD. The equality (12.3.6.1) may be visualized as the following pic-
ture.
X
x1
x2
x12
σX,x1 ,x2
↝
χ
X
x1
x2
x12
⋮
χσX,x1 ,x2
=
x1
x2
Z
λ(Z,x±1 ) ○ σ
(Z,x12,x+1 )
x12
x+1
x−1
⋮
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On the right side, the intermediate gray box is Z. In χσX,x1,x2 we drew all of X ∖{x1, x2} on the right side of the box to make the picture easier to read. It has a(2, 1)-cable, and all other cables are (1, 1)-cables.
Next we consider the χ-image of a 1-wasted wire.
Example 12.3.7. For a 1-wasted wire ωY,y ∈ WD●(YX) (Def. 3.1.8) with X = Y ∖ y, we
have
χωY,y = θ(X,y) ○2 ωy ∈ UWD(YX) (12.3.7.1)
in which:
● θ(X,y) ∈ UWD(X∐yX,y ) is a 2-cell (Def. 8.1.4);
● ωy ∈ UWD(y) is a 1-output wire (Def. 8.1.2).
Observe that the right side of (12.3.7.1) also appeared in the elementary relations
(8.2.6.1) and (8.2.7.1) and the example (8.3.3.1). The equality (12.3.7.1) may be visu-
alized as the following picture.
X
y
ωY,y
↝
χ
X
y ⋮
χωY,y
(12.3.7.2)
In χωY,y we drew all of X on the right side to make the picture easier to read. It has
a (0, 1)-cable, and all other cables are (1, 1)-cables.
Example 12.3.8. Each 1-output wire is in the image of χ. Indeed, for a 1-output
wire ωy ∈ UWD(y) (Def. 8.1.2), we have
ωy = [θ(∅,y) ○2 ωy] ○ ǫ
= (χωy,y) ○ (χǫ) by Examples 12.3.7 and 12.3.1
= χ(ωy,y ○ ǫ).
(12.3.8.1)
Here:
● θ(∅,y) ∈ UWD( y∅,y) is a 2-cell (Def. 8.1.4).
● ǫ ∈ UWD(∅) is the empty cell (Def. 8.1.1).
● ωy,y ∈ WD●(y∅) is the 1-wasted wire ωY,y (Def. 3.1.8) with Yout = ∅ and
Yin = y.
● ǫ ∈WD●(∅) is the empty wiring diagram (Def. 3.1.1).
Note that in the first two lines of (12.3.8.1), the operadic compositions are in the op-
erad UWD. On the other hand, in the last line of (12.3.8.1) the operadic composition
is in the operadWD●.
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Example 12.3.9. By Examples 12.3.1–12.3.5 and 12.3.8, all 6 types of generators in
UWD (Def. 8.1.7) are in the image of the operad map χ ∶ WD● // UWD. However,
one must be careful that this does not imply that every undirected wiring diagram
is in the image of χ. We will make precise the image of the operad map χ in Theo-
rem 12.4.1 below.
Next we consider a 1-internal wasted wire, which by Prop. 3.2.3 can be gener-
ated by a 1-loop and a 1-wasted wire.
Example 12.3.10. For a 1-internal wasted wire ωX,x ∈ WD●(YX) (Def. 3.2.1) with
Y = X ∖ x, we have
χωX,x = λ(Z,x±) ○ σ(Z,x±) ∈ UWD(YX) (12.3.10.1)
in which:
● Z = Y ∐ x± ∈ FinS with v(x+) = v(x−) = v(x) ∈ S;
● λ(Z,x±) ∈ UWD(YZ) is a loop (Def. 8.1.5);
● σ(Z,x±) ∈ UWD(ZX) is a split (Def. 8.1.6).
Observe that the right side of (12.3.10.1) also appeared in the elementary relation
(8.2.6.1). The equality (12.3.10.1) may be visualized as the following picture.
X
Y
x
ωX,x
↝
χ
χωX,x
X
x⋮ =
Y
λ(Z,x±) ○ σ(Z,x±)
X⋮ x
x+
x−
On the right side, the gray box is Z. In χωX,x, all of X ∖ x = Y is drawn on the left
side. It has a (1, 0)-cable, and all other cables are (1, 1)-cables.
Example 12.3.11. Consider the wiring diagram π ∈WD●(YX) in Example 4.2.3. Then
χπ ∈ UWD(YX) is the right side of the following picture.
X
π
↝
χ
X
χπ
So χπ has a (0, 1)-cable, a (2, 1)-cable, a (3, 1)-cable, a (1, 1)-cable, and a (1, 0)-
cable.
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Example 12.3.12. Consider the wiring diagram π2 ∈WD●(ZX) in Example 4.3.2. Then
χπ2 ∈ UWD(ZX) is the right side of the following picture.
X
π2
↝
χ
X
χπ2
So χπ2 has two (2, 1)-cables, two (0, 1)-cables, a (1, 2)-cable, and two (1, 1)-cables.
12.4. Image of the Operad Map
The purpose of this section is to give an explicit description of the image of the
map of operads χ ∶ WD● // UWD in Theorem 12.2.4. Recall that the map χ was
defined in Def. 12.2.2. Also recall the notations and terminology in Notation 9.1.1
regarding subsets of cables.
Theorem 12.4.1. Consider the operad map χ ∶WD● // UWD in Theorem 12.2.4. Then:
(1) The color map χ0 ∶ BoxS // FinS (12.2.2.1) is surjective.
(2) The image of the entry map χ1 ∶ WD● // UWD (12.2.2.2) consists of precisely
the undirected wiring diagrams with no wasted cables and no (0,≥ 2)-cables.
Proof. The color map χ0 is surjective because, for each X ∈ FinS, we have (∅,X) ∈
BoxS and χ(∅,X) = X.
For the second assertion, we will prove the required inclusions in both direc-
tions. First supposeψ ∈WD●( YX1,...,Xn) for some n ≥ 0. Recall that χψ = ψ ∈ UWD( YX1,...,Xn)
is the cospan (12.2.2.3)
Y = Yin ∐Yout
Id
Yin
∐sψ∣Yout
n
∐
i=1
Xi = X
in ∐Xout
(sψ∣Xin ,IdXout)
// Spψ = Y
in ∐Xout
in FinS. To see that ψ has no wasted cables (i.e., (0, 0)-cables) and no (0,≥ 2)-cables,
suppose c ∈ Spψ is not in the image of the input soldering function (sψ∣Xin , IdXout).
We must show that c is a (0, 1)-cable in ψ. Since c is not in the image of IdXout ,
we have c ∈ Yin. By the non-instantaneity requirement (2.2.13.2), we also have c /∈
sψ(Yout). Therefore, c is in the image of the output soldering function IdYin ∐sψ∣Yout
exactly once, so c is a (0, 1)-cable in ψ.
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To improve readability, the other half of the second assertion–i.e., that every
undirected wiring diagram with no wasted cables and no (0,≥ 2)-cables is in the
image of the operad map χ–will be proved in Proposition 12.4.10 below. 
First we consider the special case when there are no (0,≥ 0)-cables.
Definition 12.4.2. Suppose
ϕ = ( N∐
j=1
Uj
fϕ
// Cϕ V
gϕ
oo ) ∈ UWD( VU1,...,UN) (12.4.2.1)
with N ≥ 0 and C
(0,≥0)
ϕ = ∅.
(1) For each cable c ∈ Cϕ, pick a wire
uc ∈ f
−1
ϕ (c) ⊆
N
∐
j=1
Uj (12.4.2.2)
in the fϕ-preimage of c. This is possible because the assumption C
(0,≥0)
ϕ = ∅
means exactly that fϕ is surjective. We will use the canonical bijection
{uc ∶ c ∈ Cϕ} fϕ
≅
// Cϕ ∈ FinS (12.4.2.3)
below.
(2) For each 1 ≤ j ≤ N define a box Xj ∈ BoxS as
Xoutj = {uc ∈ Uj ∶ c ∈ Cϕ} ⊆ Uj and Xinj = Uj ∖Xoutj .
Note that we have X j = Uj,
Xout =
N
∐
j=1
Xoutj = {uc ∶ c ∈ Cϕ} ≅ Cϕ, and Xin =
N
∐
j=1
Uj ∖ {uc ∶ c ∈ Cϕ}.
(3) Define Y = (∅,V) ∈ BoxS, so Y = V.
(4) Using the bijection (12.4.2.3), define ψ ∈ WD●( YX1,...,XN) whose supplier as-
signment
Dmψ = Y
out ∐Xin = V ∐
⎡⎢⎢⎢⎣
N
∐
j=1
Uj ∖ {uc ∶ c ∈ Cϕ}⎤⎥⎥⎥⎦
sψ = (gϕ , fϕ)

Spψ = Y
in ∐Xout ≅ Cϕ
(12.4.2.4)
is
● gϕ when restricted to V;
12.4. Image of the Operad Map 251
● fϕ when restricted to∐jUj ∖ {uc}.
Lemma 12.4.3. In the context of Def. 12.4.2, we have
χψ = ϕ ∈ UWD( YX1,...,XN) = UWD( VU1,...,UN).
Proof. By definition χψ is the cospan (12.2.2.3)
V = Yin ∐Yout
Id∅ ∐sψ
N
∐
j=1
Uj = X
in ∐Xout
(sψ,Id)
// Spψ = Y
in ∐Xout ≅ Cϕ
in FinS. Using the bijection (12.4.2.3) and the definition of sψ (12.4.2.4), it follows
that this cospan is equivalent to the given cospan (12.4.2.1) in the sense of Def. 7.1.4.
So they define the same undirected wiring diagram, i.e., χψ = ϕ. 
Example 12.4.4. Consider ϕ in (12.4.2.1) with N = 0. Then ∐jUj = ∅. Since fϕ is
sujective, it follows that Cϕ = V = ∅. So ϕ is the empty cell ǫ ∈ UWD(∅) (Def. 8.1.1).
The construction (12.4.2.4) above yields ψ = ǫ ∈WD●(∅), the empty wiring diagram.
So the conclusion χǫ = ǫ agrees with Example 12.3.1.
Example 12.4.5. Suppose ϕ with C
(0,≥0)
ϕ = ∅ is the following undirected wiring
diagram.
V
U1 U2
Then one choice of a χ-preimage ψ ∈ WD●, as constructed in (12.4.2.4), is the fol-
lowing normal wiring diagram.
Y
X1 X2
So X1 has 2 inputs and 4 outputs, and X2 has 2 inputs and no outputs. Note that
according to Convention 2.2.10 we should draw inputs on the left and outputs on
the right. However, we drew ψ to resemble ϕ to make the construction easier to
understand.
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Next we consider the general case where there may be (0, 1)-cables in ϕ. The
idea is to decompose ϕ as ϕ1 ○1 ϕ0 such that the following statements hold.
● ϕ0 satisfies the hypotheses of Lemma 12.4.3, so it has no (0,≥ 0)-cables.
● ϕ1 contains all the (0, 1)-cables in ϕ; its other cables are all (1, 1)-cables.
● Each of ϕ0 and ϕ1 can be lifted back to WD● in such a way that the lifted
wiring diagrams are operadically composable inWD●.
The fact that χ ∶ WD● // UWD is an operad map will then show that ϕ has a χ-
preimage.
Definition 12.4.6. Suppose
ϕ = ( N∐
j=1
Uj
fϕ
// Cϕ V
gϕ
oo ) ∈ UWD( VU1,...,UN) (12.4.6.1)
with N ≥ 0 and C
(0,0)
ϕ = C
(0,≥2)
ϕ = ∅. By assumption there is a decomposition
Cϕ = Im( fϕ) ∐C(0,1)ϕ
in which Im( fϕ) is the image of fϕ.
● Define
V0 = g
−1
ϕ (Im( fϕ)) and V1 = g−1ϕ (C(0,1)ϕ ). (12.4.6.2)
So V = V0 ∐V1, and there is a bijection gϕ ∶ V1 ≅ C
(0,1)
ϕ .
● Define
ϕ0 = ( N∐
j=1
Uj
fϕ
// Im( fϕ) V0gϕoo ) ∈ UWD( V0U1,...,UN), (12.4.6.3)
in which the input soldering function is surjective, i.e., C
(0,≥0)
ϕ0 = ∅.
● Define
ϕ1 = ( V0 inclusion // V0 ∐V1 = V V=oo ) ∈ UWD(VV0), (12.4.6.4)
which has only 1 input box V0.
● Define Y0 = (∅,V0) ∈ BoxS, so Y0 = V0 ∈ FinS.
● Define Y = (V1,V0) ∈ BoxS, so Y = V ∈ FinS.
First we observe that the two undirected wiring diagrams in the previous defi-
nition give a decomposition of ϕ.
Lemma 12.4.7. In the context of Def. 12.4.6, there is a decomposition
ϕ = ϕ1 ○ ϕ0.
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Proof. Since ϕ is the cospan
V
=

gϕ
}}
V0
gϕ

inclusion
// V0 ∐V1
gϕ

N
∐
j=1
Uj
fϕ
//
fϕ
55
Im( fϕ) inclusion // Cϕ = Im( fϕ)∐C(0,1)ϕ
in FinS, by the definition of ○ = ○1 in UWD (Def. 7.3.5) it is enough to check that the
square is a pushout. Since gϕ ∶ V1 ≅ C
(0,1)
ϕ is a bijection, a direct inspection reveals
that the square is a pushout. 
Lemma 12.4.8. For ϕ1 ∈ UWD(VV0) in (12.4.6.4), there exists ψ1 ∈WD●(YY0) such that
χψ1 = ϕ1.
Proof. Define ψ1 ∈WD●(YY0) whose supplier assignment
Dmψ1 = Y
out ∐Yin0 = V0
sψ1 = inclusion

Spψ1 = Y
in ∐Yout0 = V1 ∐V0 = V
(12.4.8.1)
is the inclusion map. Then it follows from the definition of χ (12.2.2.3) that χψ1 =
ϕ1. 
Remark 12.4.9. By Lemma 4.3.6 ψ1 in (12.4.8.1) is an iterated operadic composition
of ∣V1∣ 1-wasted wires (Def. 3.1.8). Since V1 ≅ g−1ϕ (C(0,1)ϕ ) (12.4.6.2), this means that
the (0, 1)-cables in ϕ are lifted to external wasted wires in ψ1.
Proposition 12.4.10. Every undirected wiring diagram ϕ with C
(0,0)
ϕ = C
(0,≥2)
ϕ = ∅ is in
the image of the operad map χ ∶WD● // UWD.
Proof. Suppose ϕ ∈ UWD( VU1,...,UN) with C(0,0)ϕ = C(0,≥2)ϕ = ∅. By Lemma 12.4.7 there is
a decomposition
ϕ = ϕ1 ○ ϕ0 (12.4.10.1)
with ϕ0 ∈ UWD( V0U1,...,UN) and ϕ1 ∈ UWD(VV0) as in Def. 12.4.6. Moreover, ϕ0 satisfies the
hypotheses of Lemma 12.4.3 (i.e., that its input soldering function is surjective). So
there exists ψ0 ∈WD●( Y0X1,...,XN) such that
χψ0 = ϕ0. (12.4.10.2)
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With ψ1 ∈WD●(YY0) as in Lemma 12.4.8, we have
χ(ψ1 ○ψ0) = (χψ1) ○ (χψ0) by Theorem 12.2.4
= ϕ1 ○ ϕ0 by Lemma 12.4.8 and (12.4.10.2)
= ϕ by (12.4.10.1).
This proves that ϕ is in the image of χ. 
Proposition 12.4.10 finishes the proof of Theorem 12.4.1.
Example 12.4.11. This is an extension of Example 12.4.5. Suppose ϕ with C
(0,0)
ϕ =
C
(0,≥2)
ϕ = ∅ is the following undirected wiring diagram.
V
U1 U2
Then one choice of a χ-preimage ψ ∈ WD●, as constructed in Prop. 12.4.10, is the
following normal wiring diagram.
Y
X1 X2
Note that the two (0, 1)-cables in ϕ are lifted to external wasted wires in ψ.
12.5. Map from Strict to Undirected Wiring Diagrams
For a fixed class S, recall the BoxS-colored operad of strict wiring diagrams WD0
(Prop. 5.4.6). As pointed out in Example 12.1.4, we can compose the operad map
χ ∶ WD● // UWD in Theorem 12.2.4 with the operad inclusion WD0 // WD● in
Prop. 12.1.7 to obtain an operad map
WD0 //
χ0
$$
WD●
χ
// UWD . (12.5.0.1)
The purpose of this section is to identify precisely the image of this operad map.
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Theorem 12.5.1. The image of the operad map χ0 ∶ WD0 // UWD consists of precisely
the undirected wiring diagrams whose cables are either (1, 1)-cables or (2, 0)-cables.
Proof. To make the argument easier to read, we will prove the two required inclu-
sions in Lemmas 12.5.2 and 12.5.3 below. 
Lemma 12.5.2. The image of each strict wiring diagram under the operad map χ0 ∶
WD0 // UWD has only (1, 1)-cables and (2, 0)-cables.
Proof. Suppose ψ ∈ WD0( YX1,...,Xn), so it has no delay nodes and its supplier assign-
ment
Dmψ = Y
out ∐Xin
sψ
≅
// Yin ∐Xout = Spψ
is a bijection, where Xin = ∐ni=1X
in
i and X
out = ∐ni=1X
out
i . Since sψ (Yout) ⊆ Xout by
the non-instantaneity requirement (2.2.13.2), there is a decomposition
Xout = Xout
+
∐Xout
−
such that there are bijections
Yout
sψ
≅
// Xout
−
= Im (sψ∣Yout) and Xin sψ
≅
// Yin ∐Xout
+
in FinS. By definition (12.2.2.3), χ
0ψ ∈ UWD( YX1,...,Xn) is the following cospan.
Y = Yin ∐Yout
Id
Yin
∐sψ∣Yout
n
∐
i=1
Xi = X
in ∐Xout
+
∐Xout
−
(sψ∣Xin ,IdXout )
// Spψ = Y
in ∐Xout
+
∐Xout
−
Observe that:
● Xout
+
⊆ Spψ consists of only (2, 0)-cables in χ0ψ;
● Yin ∐Xout
−
⊆ Spψ consists of only (1, 1)-cables in χ0ψ.
Since there are no other cables, this finishes the proof. 
Lemma 12.5.3. If ϕ ∈ UWD has only (1, 1)-cables and (2, 0)-cables, then it is in the image
of the operad map χ0 ∶WD0 // UWD.
Proof. Suppose
ϕ = ( U = N∐
j=1
Uj
fϕ
// Cϕ V
gϕ
oo ) ∈ UWD( VU1,...,UN)
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has only (1, 1)-cables and (2, 0)-cables, i.e., Cϕ = C(1,1)ϕ ∐C(2,0)ϕ . To construct a χ0-
preimage of ϕ, first note that there is a decomposition
U = U1 ∐U2
+
∐U2
−
such that the following statements hold.
● U1 = {u ∈ U ∶ fϕu ∈ C(1,1)ϕ }, so there are bijections
U1
fϕ
≅
// C
(1,1)
ϕ V
gϕ
≅
oo . (12.5.3.1)
● U2
+
= {uc ∈ f −1ϕ (c) ∶ c ∈ C(2,0)ϕ }with uc as in (12.4.2.2).
● For each c ∈ C
(2,0)
ϕ , there exist unique u+ = uc ∈ U
2
+
and u− ∈ U
2
−
such that
fϕ (u±) = c. The correspondence u+ ↔ u− defines a bijection U2+ ≅ U2−.
In (12.4.2.4) we already defined ψ ∈WD●( YX1,...,XN) with supplier assignment
Dmψ = Y
out ∐Xin = V ∐U ∖ {uc ∶ c ∈ Cϕ}
sψ = (gϕ , fϕ)

Spψ = Y
in ∐Xout ≅ Cϕ = C
(1,1)
ϕ ∐C
(2,0)
ϕ
such that χψ = ϕ by Lemma 12.4.3. So it is enough to show that ψ is a strict wiring
diagram. Since ψ ∈ WD● has no delay nodes, it suffices to show that its supplier
assignment sψ is a bijection. First note that the map gϕ ∶ V // C
(1,1)
ϕ (12.5.3.1) is a
bijection.
It remains to show that the map
U ∖ {uc ∶ c ∈ Cϕ} fϕ // C(2,0)ϕ
is also a bijection. We have
U ∖ {uc ∶ c ∈ Cϕ} = U1 ∐U2+ ∐U2− ∖ {uc ∶ c ∈ C(1,1)ϕ ∐C(2,0)ϕ }
= U2
+
∐U2
−
∖ {uc ∶ c ∈ C(2,0)ϕ }
= U2
−
.
Since fϕ ∶ U
2
−
// C
(2,0)
ϕ is a bijection, the proof is complete. 
The proof of Theorem 12.5.1 is complete.
Example 12.5.4. The following generators in UWD (Def. 8.1.7) are in the image of
the operad map χ0 ∶WD0 // UWD.
● the empty cell ǫ ∈ UWD(∅) (Def. 8.1.1);
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● a name change τf ∈ UWD(YX) (Def. 8.1.3);
● a 2-cell θX,Y ∈ UWD(X∐YX,Y ) (Def. 8.1.4);
● a 1-loop λX,x ∈ UWD(X∖xX ) (Def. 8.1.5).
In fact, by Examples 12.3.1–12.3.4, these generators are χ0-images of strict generat-
ing wiring diagrams (Def. 5.4.7). On the other hand,
● a 1-output wire ω∗ ∈ UWD(∗) (Def. 8.1.2) and
● a split σ(X,x1 ,x2) ∈ UWD(XX′) (Def. 8.1.6)
are not in the image of χ0.
Example 12.5.5. In the following picture, the strict wiring diagram on the left is
sent by χ0 ∶WD0 // UWD to the undirected wiring diagram on the right.
X
x1
−
x1
+
x2
−
x2
+
↝χ
0
X
x1
−
x1
+
x2
−
x2
+ ⋮
X ∖ {x1
±
, x2
±
}
On the right, there are two (2, 0)-cables, and the other cables are (1, 1)-cables.
Example 12.5.6. In the following picture, the strict wiring diagram on the left is
sent by χ0 ∶WD0 // UWD to the undirected wiring diagram on the right.
X1
X2
↝χ
0 X1
X2
On the right, there are two (2, 0)-cables and three (1, 1)-cables.
12.6. Summary of Chapter 12
(1) There is an operad map χ ∶ WD● // UWD given by forgetting directions
whose image consists of precisely the undirected wiring diagrams with no
wasted cables and no (0,≥ 2)-cables.
(2) The restriction of χ to WD0 is an operad map χ
0 ∶ WD0 // UWD. Its im-
age consists of precisely the undirected wiring diagrams whose cables are
either (1, 1)-cables or (2, 0)-cables.

Chapter 13
Map fromWiring
Diagrams to Undirected
Wiring Diagrams
This chapter has two main purposes.
(1) We extend the operad map χ ∶ WD● // UWD in Theorem 12.2.4, defined
for normal wiring diagrams (i.e., those without delay nodes), to an operad
map ρ ∶WD // UWD that is defined for all wiring diagrams. See Theorem
13.1.4.
(2) Furthermore, wewill show that the operadmap ρ ∶WD // UWD is surjec-
tive; see Theorem 13.3.3. In other words, every undirectedwiring diagram
is the ρ-image of some wiring diagram.
We remind the reader that the image of the operad map χ ∶ WD● // UWD was
identified in Theorem 12.4.1. It consists of precisely those undirected wiring dia-
grams with no wasted cables and no (0,≥ 2)-cables.
At first glance, the existence of the operad map ρ ∶WD // UWD is not obvious
because a generalwiring diagram has delay nodes, but undirectedwiring diagrams
have no obvious analogues of delay nodes. In fact, for this reason Rupel and Spivak
([RS13] 4.1) expressed doubt that there exists an operad map from WD to UWD.
Our main results in this chapter, Theorems 13.1.4 and 13.3.3, show that not only is
there an operad map ρ ∶ WD // UWD, but also it is surjective. As we will see in
(13.3.1.6), delay nodes play a critical role in realizing wasted cables and (0,≥ 2)-
cables in undirected wiring diagrams.
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In Section 13.1 we prove that an operad map ρ ∶WD // UWD exists and that it
extends the existing operadmap χ ∶WD● // UWD. The construction of the operad
map ρ is motivated in Example 13.1.1, where we discuss how delay nodes should
be sent to undirected wiring diagrams.
In Section 13.2 we provide a series of examples, all containing delay nodes, to
further illustrate the operad map ρ ∶WD // UWD.
In Section 13.3 we prove that the operad map ρ ∶ WD // UWD is surjective.
This section ends with Example 13.3.4, which provides a detailed illustration of
how to lift an undirected wiring diagram back to a wiring diagram.
13.1. Wiring Diagrams to Undirected Wiring Diagrams
The purpose of this section is to construct an operad map ρ ∶ WD // UWD that
extends the operad map χ ∶WD● // UWD in Theorem 12.2.4. Since normal wiring
diagrams are wiring diagrams with no delay nodes, to construct the operad map ρ,
we need to decide how to map the delay nodes to undirected wiring diagrams.
Example 13.1.1. Before we define the desired operad map ρ ∶ WD // UWD, let us
consider a motivating example that explains what happens to delay nodes. In the
following picture, the wiring diagram ϕ ∈WD(Y) on the left is sent to the undirected
wiring diagram ϕ ∈ UWD(Y) on the right.
ϕ ∈WD(Y)
d1
d2
y
d3
↝ρ
ϕ ∈ UWD(Y)
In ϕ there are 3 delay nodes and no input boxes. In ϕ there are 3 cables and no input
boxes. As in the operad map χ ∶WD● // UWD, every supply wire {y, d1, d2, d3} in
ϕ yields a cable in ϕ. However, since a delay node is both a demand wire and a
supply wire, we need to identify the cables corresponding to a delay node d and its
supply wire s(d).
● In ϕ the top delay node d1 supplies only itself, so the identification is triv-
ial. It yields a wasted cable in ϕ.
● The middle delay node d2 is supplied by the global input y, so their cables
are identified, yielding a (0, 2)-cable in ϕ.
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● The bottom delay node d3 supplies itself and three global outputs, so the
identification is trivial. Its cable is a (0, 3)-cable in ϕ.
For a general wiring diagram, this identification is defined in (13.1.2.2) below.
Observe that in ϕ, there are a wasted cable, a (0, 2)-cable, and a (0, 3)-cable,
none of which is possible in the image of χ ∶ WD● // UWD by Theorem 12.4.1.
In fact, this example suggests that the desired operad map ρ ∶ WD // UWD is
surjective because wasted cables and (0,≥ 2)-cables are now realizable by carefully
chosen delay nodes. We will prove in Theorem 13.3.3 that this is indeed the case.
We now define the operad map ρ ∶ WD // UWD that extends the operad map
χ ∶ WD● // UWD in Theorem 12.2.4. Recall the color map χ0 ∶ BoxS // FinS in
(12.2.2.1) with
χ0Y = Y = Y
in
∐Yout ∈ FinS
for each Y = (Yin,Yout) ∈ BoxS.
Definition 13.1.2. Fix a class S. For each ( YX1,...,Xn) ∈ Prof (BoxS) × BoxS with n ≥ 0,
define the map
WD( YX1,...,Xn)
ρ1
// UWD( YX1,...,Xn) (13.1.2.1)
as follows. For ψ ∈WD( YX1,...,Xn), its image
ρ1ψ = ψ ∈ UWD( YX1,...,Xn)
is the cospan
Y = Yin ∐Yout
Id
Yin
∐sψ∣Yout

||
Spψ = Y
in ∐Xout ∐DNψ
quotient

Xin ∐Xout
(sψ∣Xin ,IdXout)
//
11
Spψ
quotient
// Cρψ =
Spψ
(d = sψd ∶ d ∈ DNψ)
(13.1.2.2)
in FinS. Here:
● Xout =∐ni=1X
out
i and X
in =∐ni=1X
in
i .
● The map
Dmψ = Y
out ∐Xin ∐DNψ
sψ
// Yin ∐Xout ∐DNψ = Spψ
is the supplier assignment for ψ (Def. 2.2.13).
● sψ∣Yout ∶ Yout // Xout ∐DNψ by the non-instantaneity requirement (2.2.13.2).
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● Cρψ in the lower right corner is the quotient set obtained from Spψ by iden-
tifying d and sψd for each delay node d ∈ DNψ.
Remark 13.1.3. In Def. 13.1.2 suppose ψ ∈WD●( YX1,...,Xn), i.e., DNψ = ∅. Then
Cρψ = Spψ = Y
in
∐Xout,
so ρ1ψ in (13.1.2.2) is equal to χ1ψ in (12.2.2.3). In other words, when applied to
normal wiring diagrams, the entry maps ρ1 and χ1 are the same. So Def. 13.1.2 is
indeed an extension of Def. 12.2.2 to all wiring diagrams.
Theorem 13.1.4. The maps ρ0 = χ0 (12.2.2.1) and ρ1 (13.1.2.1) define a map of operads
WD
ρ
// UWD . (13.1.4.1)
Proof. This proof is similar to that of Theorem 12.2.4. The difference here is that
we now need to take into account the delay nodes.
We will write both ρ0 and ρ1 as ρ. We must check that ρ preserves the operad
structure in the sense of Def. 12.1.1. In both WD (2.3.1.1) and UWD (7.3.1.1), the
equivariant structure is given by permuting the labels of the input boxes. So ρ
preserves equivariance in the sense of (12.1.1.1). Likewise, it follows immediately
from the definitions of the colored units inWD (2.3.2.1) and UWD (7.3.2.1) that they
are preserved by ρ in the sense of (12.1.1.2).
To check that ρ preserves operadic composition in the sense of (12.1.1.3), sup-
pose ϕ ∈ WD( YX1,...,Xn) with n ≥ 1, 1 ≤ i ≤ n, and ψ ∈ WD( XiW1,...,Wm) with m ≥ 0. We must
show that
ρ(ϕ ○i ψ) = (ρϕ) ○i (ρψ) ∈ UWD(YZ) (13.1.4.2)
in which
Z = (X ○iW) = (X1, . . . ,Xi−1,W1, . . . ,Wm,Xi+1, . . . ,Xn) ∈ Prof (FinS)
as in (2.1.10.2), X = (X1, . . . ,Xn), andW = (W1, . . . ,Wm).
To prove (13.1.4.2), on the one hand, by Def. 2.3.4 ϕ ○i ψ ∈WD( YX○iW) has supplier
assignment
Dmϕ○iψ = Y
out ∐∐
j/=iX
in
j ∐W
in ∐DNϕ ∐DNψ
sϕ○iψ

Spϕ○iψ = Y
in ∐∐
j/=iX
out
j ∐W
out ∐DNϕ ∐DNψ
that is given by sϕ, sψsϕ, sψ, sϕsψ, or sψsϕsψ according to (2.3.4.2) and (2.3.4.3). Here
W in =
m
∐
k=1
W ink and W
out
=
m
∐
k=1
Woutk ∈ FinS.
13.1. Wiring Diagrams to Undirected Wiring Diagrams 263
So by (13.1.2.2) ρ (ϕ ○i ψ) ∈ UWD(YZ) is the cospan
Y = Yin ∐Yout
(Id
Yin
,sϕ○iψ∣Yout)

Zin ∐Zout
(sϕ○iψ∣Zin ,IdZout)
// Cρ(ϕ○iψ) =
Spϕ○iψ = Y
in ∐Zout ∐DNϕ ∐DNψ
(d = sϕ○iψd ∶ d ∈ DNϕ ∐DNψ)
(13.1.4.3)
in FinS. In (13.1.4.3):
● Z = X ○iW ∈ BoxS, so
Zin =∐
j/=i
Xinj ∐W
in and Zout =∐
j/=i
Xoutj ∐W
out
∈ FinS. (13.1.4.4)
● The input soldering function is induced by
– the identity map on Zout;
– the supplier assignment sϕ○iψ ∶ Z
in // Spϕ○iψ.
● The output soldering function is induced by
– the identity map on Yin;
– the supplier assignment sϕ○iψ ∶ Y
out // Zout ∐DNϕ ∐DNψ.
In (13.1.4.3) and in what follows, to simplify the notation, we use the same symbol
to denote a map and a map induced by it.
On the other hand, by (13.1.2.2) and Def. 7.3.5, the ○i-composition
(ρϕ) ○i (ρψ) ∈ UWD(YZ)
is the cospan
Y = Yin ∐Yout
(Id
Yin
,sϕ∣Yout)


Xin ∐Xout
pushout
(Id,sψ∣Xout
i
)

(sϕ∣Xin ,IdXout ) // Cρϕ

∐
j/=i
X j ∐Win ∐Wout
(sψ∣W in ,Id) // 55∐
j/=i
X j ∐Cρψ // C
(13.1.4.5)
in FinS, in which the square is defined as a pushout. In (13.1.4.5):
264 13. Map fromWiring Diagrams to Undirected Wiring Diagrams
● Cρϕ and Cρψ are the sets of cables in ρϕ and ρψ, i.e.,
Cρϕ =
Spϕ = Y
in ∐Xout ∐DNϕ
(d = sϕd ∶ d ∈ DNϕ) and Cρψ =
Spψ = X
in
i ∐W
out ∐DNψ
(d = sψd ∶ d ∈ DNψ) .
● In the middle vertical map, the restriction to
– Xouti is the composition X
out
i
sψ
// Wout ∐DNψ ⊆ Spψ // Cρψ ;
– all other coproduct summands is induced by the identity map.
● In the bottom left horizontal map, the restriction to
– W in is the composition W in
sψ
// Spψ
// Cρψ ;
– all other coproduct summands is induced by the identity map.
● In the middle right horizontal map, the restriction to
– Xin is the composition Xin
sϕ
// Spϕ
// Cρϕ ;
– Xout is induced by the identity map.
Therefore, to check the condition (13.1.4.2), it suffices to show that the cospans
(13.1.4.3) and (13.1.4.5) are the same. So it is enough to show that the square
Xin ∐∐
j/=iX
out
j ∐X
out
i = X
in ∐Xout
(Id,sψ∣Xout
i
)

(sϕ∣Xin ,IdXout )
// Cρϕ
(Id,sψ∣Xout
i
)

∐
j/=iX
in
j ∐∐
j/=iX
out
j ∐Cρψ =∐
j/=iX j ∐Cρψ
h
// Cρ(ϕ○iψ)
(13.1.4.6)
in FinS is a pushout (Def. 7.2.1). In (13.1.4.6) the map h is induced by
● the composition Xin
sϕ
// Spϕ
// Cρϕ
(Id,sψ∣Xout
i
)
// Cρ(ϕ○iψ) ;
● the identity map of∐j/=iXoutj ∐Wout ∐DNψ.
A direct inspection reveals that the right vertical map and the map h in (13.1.4.6)
are both well-defined.
To see that the square (13.1.4.6) is commutative, observe that both compositions
when restricted to
● Xin is induced by (Id, sψ∣Xout
i
) ○ (sϕ∣Xin);
● ∐
j/=iX
out
j is induced by the identity map;
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● Xouti is induced by sψ∣Xouti .
It remains to check the condition (7.2.1.2) of a pushout. So suppose given a
solid-arrow commutative diagram
Xin ∐∐
j/=iX
out
j ∐X
out
i
(Id,sψ∣Xout
i
)

(sϕ∣Xin ,Id)
// Cρϕ
(Id,sψ∣Xout
i
)
 β

∐
j/=iX
in
j ∐∐
j/=iX
out
j ∐Cρψ
h
//
α
..
Cρ(ϕ○iψ)
η
""
V
in FinS. We must show that there exists a unique dotted map η that makes the
diagram commutative. Recall that
Cρϕ =
Spϕ = Y
in ∐Xout ∐DNϕ
(d = sϕd ∶ d ∈ DNϕ) , Cρψ =
Spψ = X
in
i ∐W
out ∐DNψ
(d = sψd ∶ d ∈ DNψ) ,
and
Cρ(ϕ○iψ) =
Spϕ○iψ = Y
in ∐∐
j/=iX
out
j ∐W
out ∐DNϕ ∐DNψ
(d = sϕ○iψd ∶ d ∈ DNϕ ∐DNψ)
.
A direct inspection reveals that the only possible candidate for η is themap induced
by the compositions
Yin ∐∐
j/=iX
out
j ∐DNϕ ⊆ Spϕ
// Cρϕ
β
// V ;
Wout ∐DNψ ⊆ Spψ // Cρψ
α
// V .
(13.1.4.7)
One can check that these definitions indeed yield a well-defined map η. So with η
defined as in (13.1.4.7), it remains to check the equalities
η (Id, sψ∣Xout
i
) = β and ηh = α. (13.1.4.8)
Both of these equalities can be checked by a direct inspection. This finishes the
proof that the square (13.1.4.6) is a pushout and, therefore, that ρ preserves operadic
composition (12.2.4.2). 
Example 13.1.5. By Example 12.1.6 and Theorem 13.1.4, every UWD-algebra (Def.
11.1.1) induces a WD-algebra (Def. 6.2.1) along the operad map ρ ∶ WD // UWD.
For example:
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● The relational algebra of a set A (Def. 11.2.4 with S = ∗) induces a WD-
algebra along the operad map ρ.
● The typed relational algebra (Def. 11.4.5 with S = Set) also induces a WD-
algebra along the operad map ρ.
13.2. Examples of the Operad Map
In this section we provide examples of the operad map ρ ∶ WD // UWD in Theo-
rem 13.1.4.
Recall from Remark 13.1.3 that the operad map ρ ∶ WD // UWD extends the
operad map χ ∶ WD● // UWD. Therefore, the next example and Examples 12.3.1–
12.3.7 give a complete description of the ρ-images of all the generating wiring dia-
grams (Def. 3.1.9).
Example 13.2.1. For an element d ∈ S, the 1-delay node δd ∈ WD(d) (Def. 3.1.2) is
sent by ρ to the undirected wiring diagram on the right.
δd ∈WD(d)
d ↝ρ
ρδd ∈ UWD({d,d})
In δd the delay node is supplied by the unique global input, so in ρδd there is only
one cable. In ρδd the output box {d, d} ∈ FinS is the S-finite set with two copies of
the element d ∈ S. There are no input boxes in ρδd, and the only cable in it is a(0, 2)-cable.
Example 13.2.2. In the following picture, the wiring diagram ϕ ∈ WD(YX) with one
delay node d is sent by ρ to the undirected wiring diagram on the right.
ϕ ∈WD(YX)
X
d
y1
y2
↝ρ
ρϕ ∈ UWD(YX)
y1
y2
X
Indeed, the set of supply wires in ϕ is
Spϕ = Y
in
∐DNϕ ∐X
out
= {y1, y2, d} ∐Xout.
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Since the delay node d is supplied by the global input y1, by definition (13.1.2.2)
the set of cables of ρϕ is
Cρϕ =
{y1, y2, d}∐Xout
(d = sϕd = y1) = {y1, y2}∐X
out.
Therefore, in ρϕ the cable represented by y1 is a (2, 3)-cable. It is soldered to: y1, the
input of X supplied by y1 in ϕ, and the two global output wires and the input wire
of X supplied by d in ϕ. The cable represented by y2 is a (0, 1)-cable. The other two
cables are a (1, 0)-cable and a (2, 1)-cable.
Example 13.2.3. In the following picture, the wiring diagram ϕ ∈ WD(YX) with one
delay node d is sent by ρ to the undirected wiring diagram on the right.
d
X
ϕ ∈WD(YX)
Y
↝ρ
ρϕ ∈ UWD(YX)
Y
X
In ϕ the delay node is supplied by itself, so the set of cables in ρϕ is
Cρϕ = Spϕ = Y
in
∐Xout ∐ {d}.
In ρϕ the cable corresponding to d is a (1, 2)-cable. The other two cables are both(1, 1)-cables.
Example 13.2.4. In the following picture, the wiring diagram ϕ ∈ WD(YX) with one
delay node d is sent by ρ to the undirected wiring diagram on the right.
d
xX
ϕ ∈WD(YX)
Y
↝ρ
ρϕ ∈ UWD(YX)
Y
xX
In ϕ the delay node d is supplied by the unique output wire x of X, so their corre-
sponding cables are identified in ρϕ. This cable is a (2, 2)-cable. The other cable is
a (1, 1)-cable.
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13.3. Surjectivity of the Operad Map
The reader is reminded of Notation 9.1.1 regarding subsets of cables. The purpose
of this section is to show that the operad map ρ ∶ WD // UWD in Theorem 13.1.4
is surjective. Our strategy is similar to the proof of Lemma 12.4.3, except that here
the input soldering function may not be surjective. Cables not in the image of the
input soldering function are (0,≥ 0)-cables. Wasted cables (i.e., (0, 0)-cables) and(0,≥ 2)-cables are realized using delay nodes, similar to the delay nodes d1 and d3
in Example 13.1.1. Moreover, (0, 1)-cables are realized using external wastedwires,
similar to y in the picture (12.3.7.2).
Given an undirectedwiring diagram, we now define a wiring diagram that will
be shown to be a ρ-preimage. Below we will use the map χ0 = ρ0 ∶ BoxS // FinS
(12.2.2.1), usually denoted by χ0Y = Y = Y
in ∐Yout. The following definition is the
general version of Def. 12.4.2 in the sense that now we do not require the input
soldering function to be surjective. A detailed example of the following definition
will be given in Example 13.3.4.
Definition 13.3.1. Suppose
ϕ = ( U = N∐
j=1
Ui
fϕ
// Cϕ V
gϕ
oo ) ∈ UWD( VU1,...,UN) (13.3.1.1)
for some N ≥ 0. We will use the equalities
C
(≥1,≥0)
ϕ = Im( fϕ)
Cϕ = C
(0,1)
ϕ ∐C
(≥1,≥0)
ϕ ∐C
(0,0)
ϕ ∐C
(0,≥2)
ϕ
V = g−1ϕ C
(0,1)
ϕ ∐ g
−1
ϕ C
(≥1,≥0)
ϕ ∐ g
−1
ϕ C
(0,≥2)
ϕ
(13.3.1.2)
below.
(1) For each c ∈ C
(≥1,≥0)
ϕ , pick a preimage
uc ∈ f
−1
ϕ (c) ⊆ U.
We will use the bijection
{uc} = {uc ∶ c ∈ C(≥1,≥0)ϕ } fϕ≅ // C(≥1,≥0)ϕ (13.3.1.3)
and its inverse below.
(2) For each 1 ≤ j ≤ N define a box Xj = (Xinj ,Xoutj ) ∈ BoxS as
Xoutj = {uc ∈ Uj ∶ c ∈ C(≥1,≥0)ϕ } ⊆ Uj and Xinj = Uj ∖Xoutj . (13.3.1.4)
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Note that we have X j = X
in
j ∐X
out
j = Uj;
Xout =
N
∐
j=1
Xoutj = {uc ∶ c ∈ C(≥1,≥0)ϕ } ≅ C(≥1,≥0)ϕ ;
Xin =
N
∐
j=1
Xinj = U ∖ {uc ∶ c ∈ C(≥1,≥0)ϕ }.
(3) Define a box Y = (Yin,Yout) ∈ BoxS as
Yin = g−1ϕ C
(0,1)
ϕ ;
Yout = g−1ϕ C
(≥1,≥0)
ϕ ∐ g
−1
ϕ C
(0,≥2)
ϕ .
(13.3.1.5)
Note that Y = Yin ∐Yout = V.
(4) Define ψ ∈WD( YX1,...,XN) with delay nodes
DNψ = C
(0,0)
ϕ ∐C
(0,≥2)
ϕ . (13.3.1.6)
Recall the sets
Dmψ = Y
out
∐Xin ∐DNψ and Spψ = Y
in
∐Xout ∐DNψ
of demand wires and of supply wires. The supplier assignment for ψ
Dmψ = g
−1
ϕ C
(≥1,≥0)
ϕ ∐ g
−1
ϕ C
(0,≥2)
ϕ ∐ [U ∖ {uc}]∐C(0,0)ϕ ∐C(0,≥2)ϕ
sψ

Spψ = g
−1
ϕ C
(0,1)
ϕ ∐ {uc}∐C(0,0)ϕ ∐C(0,≥2)ϕ
(13.3.1.7)
is defined by the restrictions:
g−1ϕ C
(≥1,≥0)
ϕ ∐ [U ∖ {uc}] (gϕ , fϕ) // C(≥1,≥0)ϕ f
−1
ϕ
≅
// {uc} ;
g−1ϕ C
(0,≥2)
ϕ
gϕ
// C
(0,≥2)
ϕ ;
C
(0,0)
ϕ ∐C
(0,≥2)
ϕ
=
// C
(0,0)
ϕ ∐C
(0,≥2)
ϕ .
Here f −1ϕ is the inverse of the bijection (13.3.1.3).
Remark 13.3.2. Consider Def. 13.3.1.
(1) If C
(0,≥0)
ϕ = ∅ (i.e., fϕ is surjective), then Def. 13.3.1 reduces to Def. 12.4.2.
(2) The definition (13.3.1.4) of each box Xj means that:
● For each cable c ∈ C
(≥1,≥0)
ϕ = Im( fϕ), one wire in U = ∐Nj=1Uj, namely
uc, soldered to c is made into an output wire in ψ.
● All other wires in U are made into input wires in ψ.
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(3) The definition (13.3.1.5) of the box Y means that:
● Elements in V that are soldered to (0, 1)-cables in ϕ are made into
global input wires in ψ.
● All other elements in V are made into global output wires in ψ.
(4) The supplier assignment sψ in (13.3.1.7) satisfies the non-instantaneity re-
quirement (2.2.13.2) because Yin = g−1ϕ C
(0,1)
ϕ is disjoint from the image of
sψ, which is {uc}∐C(0,0)ϕ ∐C(0,≥2)ϕ . In fact, Yin = g−1ϕ C(0,1)ϕ is exactly the set
of external wasted wires in ψ.
(5) Each delay node (13.3.1.6) is supplied by itself, i.e., d = sψd for each d ∈
DNψ.
Theorem 13.3.3. Consider the operad map ρ ∶WD // UWD in Theorem 13.1.4.
(1) ρ is surjective on colors.
(2) In the context of Def. 13.3.1, we have that ρψ = ϕ. In particular, the operad map
ρ is surjective on entries as well.
Proof. The color map of ρ is ρ0 = χ0 ∶ BoxS // FinS (12.2.2.1), which is surjective
by Theorem 12.4.1(1).
For the second assertion, the undirected wiring diagram
ρψ ∈ UWD( YX1,...,Xn) = UWD( VU1,...,UN)
is by definition the cospan in (13.1.2.2). Since every delay node in ψ (13.3.1.6) is
supplied by itself, the set of cables in ρψ is Cρψ = Spψ, the set of supply wires in ψ.
Furthermore, there is a bijection
Cρψ = Spψ = g
−1
ϕ C
(0,1)
ϕ ∐ {uc}∐C(0,0)ϕ ∐C(0,≥2)ϕ
gϕ∐ fϕ∐Id ≅

Cϕ = C
(0,1)
ϕ ∐C
(≥1,≥0)
ϕ ∐C
(0,0)
ϕ ∐C
(0,≥2)
ϕ
(13.3.3.1)
in which fϕ is the bijection (13.3.1.3).
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By the definition of sψ (13.3.1.7), ρψ ∈ UWD( VU1,...,UN) is the cospan (13.1.2.2)
V = Y =
Yinucurlyleftudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlymidudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlyright
g−1ϕ C
(0,1)
ϕ ∐
Youtucurlyleftudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlymidudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymoducurlyright
g−1ϕ C
(≥1,≥0)
ϕ ∐ g
−1
ϕ C
(0,≥2)
ϕ
IdYin ∐sψ∣Yout = Id∐ f−1ϕ gϕ∐gϕ

U = [U ∖ {uc}]´udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¸udcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymodudcurlymod¶
Xin
∐ {uc}dcurly
Xout
(sψ∣Xin ,IdXout)
=( f−1ϕ fϕ,Id)
// Cρψ = g
−1
ϕ C
(0,1)
ϕ ∐ {uc}∐C(0,0)ϕ ∐C(0,≥2)ϕ
in which f −1ϕ is the inverse of the bijection (13.3.1.3). Combining this cospan for ρψ
with the bijection (13.3.3.1), there is a commutative diagram
V = g−1ϕ C
(0,1)
ϕ ∐ g
−1
ϕ C
(≥1,≥0)
ϕ ∐ g
−1
ϕ C
(0,≥2)
ϕ
Id∐ f−1ϕ gϕ∐gϕ

gϕ

Cρψ = g
−1
ϕ C
(0,1)
ϕ ∐ {uc}∐C(0,0)ϕ ∐C(0,≥2)ϕ
gϕ∐ fϕ∐Id ≅

U = [U ∖ {uc}]∐ {uc}
( f−1ϕ fϕ,Id)
33
fϕ
// Cϕ = C
(0,1)
ϕ ∐C
(≥1,≥0)
ϕ ∐C
(0,0)
ϕ ∐C
(0,≥2)
ϕ
in FinS. In this diagram, the outer cospan is ϕ (13.3.1.1). Therefore, by Def. 7.1.4 we
have proved ϕ = ρψ. 
Example 13.3.4. This is an illustration of Def. 13.3.1 and Theorem 13.3.3. Consider
the undirected wiring diagram ϕ ∈ UWD( VU1,U2) in (7.1.7.1), depicted as
v1
v2
v3 v4 v5
v6
V
u1 u2 u3
u4u5u6 u2
u1
c1
c2 c3 c4
c5
c6c7
with V = {v1, . . . , v6}, U1 = {u1, . . . ,u6}, U2 = {u1,u2}, and Cϕ = {c1, . . . , c7}.
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Following Def. 13.3.1 first note that we have the subsets
C
(0,0)
ϕ = {c4}, C(0,1)ϕ = {c5}, C(0,≥2)ϕ = {c1}, and
C
(≥1,≥0)
ϕ = Im( fϕ) = {c2, c3, c6, c7}.
Next, for each cable c ∈ C
(≥1,≥0)
ϕ , we are supposed to choose an fϕ-preimage uc ∈ U =
U1 ∐U2. We may choose, for example,
uc2 = u1, uc3 = u2, uc6 = u5, and uc7 = u6,
all in U1. With such choices, the boxes X1 and X2 ∈ BoxS (13.3.1.4) are
X1 = (Xin1 ,Xout1 ) = ({u3,u4},{u1,u2,u5,u6});
X2 = (Xin2 ,Xout2 ) = ({u1,u2},∅).
The box Y ∈ BoxS (13.3.1.5) is
(Yin,Yout) = (g−1ϕ C(0,1)ϕ , g−1ϕ C(≥1,≥0)ϕ ∐ g−1ϕ C(0,≥2)ϕ )
= ({v6},{v1, v2, v3, v4, v5}).
The set of delay nodes of ψ ∈WD( YX1,X2) (13.3.1.6) is
DNψ = C
(0,0)
ϕ ∐C
(0,≥2)
ϕ = {c1, c4}.
The supplier assignment for ψ (13.3.1.7) is the function
Dmψ = Y
out ∐Xin ∐DNψ = {v1, v2, v3, v4, v5}∐ {u3,u4,u1,u2}∐ {c1, c4}
sψ

Spψ = Y
in ∐Xout ∐DNψ = {v6}∐ {u1,u2,u5,u6}∐ {c1, c4}
given by
sψ(v1) = sψ(v2) = c1, sψ(v3) = u1, sψ(v4) = sψ(v5) = u2,
sψ(u3) = sψ(u1) = u2, sψ(u4) = sψ(u2) = u5,
sψ(c1) = c1, and sψ(c4) = c4.
The supply wire v6 is an external wasted wire, and u6 is an internal wasted wire in
ψ. We may draw ψ ∈WD( YX1,X2) as follows.
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Y
v6
c4 c1 v2
v1
X1
u2u3
u1
v5
v4
u6
u1 v3
u5u4
u2
X2
By Theorem 13.3.3(2) or a direct inspection, the map ρ ∶WD // UWD sends ψ to ϕ.
Note that ψ ∈ WD( YX1,X2) is certainly not the only ρ-preimage of ϕ ∈ UWD( VU1,U2).
For example, the wiring diagram
Z
ψ′ ∈WD( ZX1,X2)
v6
c4 c1
v1
v2
X1
u2u3
u1
v5
v4
u6
u1 v3
u5u4
u2
X2
also satisfies ρψ′ = ϕ. Here the output box is
Z = (Zin,Zout) = ({v1, v6},{v2, v3, v4, v5}) ∈ BoxS,
and sψ′(c1) = v1. Everything else is the same as in ψ.
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13.4. Summary of Chapter 13
(1) The operadmap χ ∶WD● // UWD extends to an operadmap ρ ∶WD // UWD
that sends each delay node to a cable.
(2) The operad map ρ is surjective.
Chapter 14
Problems
This final chapter contains some problems from the earlier chapters about operads
and (undirected) wiring diagrams.
Problem 14.1. Give a detailed proof of Prop. 2.1.12, which states that the two def-
initions of a colored operad–one in terms of May’s γ (Def. 2.1.3) and the other in
terms of the ○i-compositions (Def. 2.1.10)–are equivalent. The equivalence of the
unity axioms is rather easy to check. However, to prove the equivalence of the asso-
ciativity axioms and the equivariance axioms in the two definitions, a fair amount
of bookkeeping and notations are needed.
Problem 14.2. For the collectionWD of S-wiring diagrams (Def. 2.2.15), write down
its structure map γ (2.1.3.2) and prove that:
(1) WD is a BoxS-colored operad in the sense of Def. 2.1.3.
(2) This structure map γ corresponds to the ○i-compositions in Def. 2.3.4 in
the sense of Prop. 2.1.12.
In [RS13] the operadWDwas in fact defined in terms of the structure map γ.
Problem 14.3. Consider the 28 elementary relations in Section 3.3.
(1) Give a detailed proof for each elementary relation. These proofs are similar
to those for Lemma 2.3.8, Lemma 2.3.10, and Prop. 3.2.3.
(2) For each elementary relation, draw a picture that depicts the operadic
compositions, similar to those just before Prop. 3.3.9 and Prop. 3.3.11,
if one was not given.
Problem 14.4. Write down the proof for Lemma 4.2.2.
Problem 14.5. In Example 4.2.3:
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(1) Write down precisely the wiring diagrams π, π1, and π2, including their
supplier assignments.
(2) Check carefully that there is indeed a decomposition π = π1 ○π2.
Problem 14.6. In Example 4.3.2:
(1) Write down precisely the wiring diagrams β1, β2, and β3, including their
supplier assignments.
(2) Check carefully that there is indeed a decomposition π2 = β1 ○ β2 ○ β3.
Problem 14.7. In Remark 5.1.10 it was stated that stratified simplices of type (1)
and of type (2) are mutually exclusive. Write down a detailed proof for this claim.
Problem 14.8. For the wiring diagram in (2.2.18.1), without using Theorem 5.1.11,
prove directly that it has a stratified presentation.
Problem 14.9. Check carefully the proof of Theorem 5.3.7, which is the finite pre-
sentation theorem for the operadWD● of normal wiring diagrams.
Problem 14.10. Give a direct proof of Theorem 5.4.8–the finite presentation theo-
rem for the operad WD0 of strict wiring diagrams–without referencing the proofs
of Theorem 5.1.11, Lemma 5.2.8, Lemma 5.2.9, and Lemma 5.2.10.
Problem 14.11. Give a detailed proof that Def. 6.1.2 and Def. 6.1.3 of an operad
algebra are indeed equivalent. The reader may consult [Yau16] (Chapter 16) for
more information about operad algebras.
Problem 14.12. In Def. 6.2.1, check that the 28 generating axioms in fact correspond
to the 28 elementary relations in the sense of the associativity diagram (6.1.3.1).
Problem 14.13. In the proof of Theorem 6.3.16–the finite presentation theorem for
the propagator algebra–we checked the generating axioms (6.2.1.16) and (6.2.1.17)
that are the least obvious. Give detailed proofs for the other 26 generating axioms
for the propagator algebra.
Problem 14.14. In Remark 6.3.23 we pointed out that the structuremap of the prop-
agator algebra in [RS13], when applied to the generating wiring diagrams (section
3.1), reduces to our 8 generating structure maps in Def. 6.3.11. Check carefully that
this is indeed the case.
Problem 14.15. Check carefully the proofs of Theorems 6.4.2 and 6.6.2, the finite
presentation theorems forWD●-algebras andWD0-algebras.
Problem 14.16. In the proof of Theorem 6.5.12–the finite presentation theorem for
the algebra of discrete systems–one generating axiom was written down in detail.
Check the other 27 generating axioms carefully.
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Problem 14.17. In the proof of Theorem 6.7.9–the finite presentation theorem for
the algebra of open dynamical systems–we checked the generating axiom (6.2.1.16)
corresponding to a double-loop. Give detailed proofs for the other 7 generating
axioms for the algebra of open dynamical systems.
Problem 14.18. In Remark 6.7.10 we pointed out that the structure map of the al-
gebra of open dynamical systems in [VSL15], when applied to the strict generating
wiring diagrams–namely, ǫ, τX,Y, θX,Y, and λX,x–reduces to our 4 generating struc-
ture maps in Def. 6.7.7. Check carefully that this is indeed the case.
Problem 14.19. Check carefully the proof of Propositions 7.3.6 and 7.3.16.
Problem 14.20. Check that each elementary relation in Section 8.2 is indeed an
equality in UWD.
Problem 14.21. In Example 8.3.1, check that the iterated operadic composition
(8.3.1.1) is the intended undirected wiring diagram ϕ ○ψ.
Problem 14.22. In Example 8.3.2, check that the iterated operadic composition
(8.3.2.1) is actually equal to ζY.
Problem 14.23. In Example 8.3.3, check that the iterated operadic composition
(8.3.3.1) is actually equal to ζY.
Problem 14.24. Following the hint in Remark 11.1.3, formulate and prove a finite
presentation theorem for a colored operad with given finite sets of generators and
relations.
Problem 14.25. In the proofs of Theorems 11.2.5 and 11.4.7–the finite presentation
theorems for the (typed) relational algebra–we checked one of the generating ax-
ioms. Give detailed proofs for the other 16 generating axioms.
Problem 14.26. Prove or disprove Spivak’s Conjecture 11.3.2 regarding the quo-
tient freeness of the relational algebra. Then sendme an email and tell me how you
do it.
Problem 14.27. In Example 12.1.6, check that A f is indeed an O-algebra.
Problem 14.28. In the proof of Theorem 12.2.4, check that it is actually sufficient
to prove that the diagram (12.2.4.5) is a pushout in FinS. Then check the equalities
(12.2.4.6).
Problem 14.29. In the proof of Theorem 13.1.4:
(1) Check that it is actually sufficient to prove that the diagram (13.1.4.6) is a
pushout in FinS.
(2) In the diagram (13.1.4.6), check that the right vertical map and the map h
are indeed well-defined.
(3) Check that the definitions (13.1.4.7) actually yield a well-defined map η.
(4) Check the equalities (13.1.4.8).

Chapter 15
Further Reading
Listed below are some references for categories, operads, props, and their appli-
cations. Each topic is a huge subject, so this list is not meant to be complete. It
represents only a small sample of the existing literature. The reader is encouraged
to consult these books and articles and the references therein.
15.1. Category Theory
These are references for basic category theory, of which [Mac98] is the most ad-
vanced and [Awo10, Lei14, Rie16] are more basic. The basic concepts of categories,
functors, and natural transformations were all introduced in the founding article
[EM45]. The paper [JSV96] introduced traced monoidal categories, which appear
in many recent applications of category theory. The other books all have a view
toward applications in the sciences.
[Awo10] S. Awodey, Category Theory, 2nd. ed., Oxford Logic Guides 52, Ox-
ford Univ. Press, Oxford, 2010.
[BW90] M. Barr and C.Wells, Category Theory for Computing Science, Prentice-
Hall , 1990.
[EM45] S. Eilenberg and S. MacLane, General theory of natural equivalences,
Trans. Amer. Math. Soc. 58 (1945), 231-294.
[JSV96] A. Joyal, R. Street, and D. Verity, Traced monoidal categories, Mathe-
matical Proceedings of the Cambridge Philosophical Society 119 (1996), 447-468.
[LS09] F.W. Lawvere and S.H. Schanuel, Conceptual Mathematics: A first in-
troduction to categories, 2nd ed., Cambridge, 2009.
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[Lei14] T. Leinster, Basic Category Theory, Cambridge Studies in Adv. Math.
143, Cambridge Univ. Press, Cambridge, 2014.
[Mac98] S. Mac Lane, Categories for the working mathematician, Grad. Texts
in Math. 5, 2nd ed., Springer-Verlag, New York, 1998.
[Pie91] B.C. Pierce, Basic Category Theory for Computer Scientists, MIT Press,1991.
[Rie16] E. Riehl, Category Theory in Context, Dover, New York, 2016.
[Spi14] D.I. Spivak, Category Theory for the Sciences, MIT Press, 2014.
[Wal91] R.F.C. Walters, Categories and Computer Science, Cambridge, 1991.
15.2. Operads
These are references for operads, originally defined by Lambek [Lam69] without
symmetric group action and called multicategories. The name operad was coined
by May in [May72]. Many applications of operads in mathematics and physics are
discussed in [MSS02]. The book [LV12] is an in-depth study of algebraic operads,
and [Yau16] is a basic introduction to operads in a symmetric monoidal category.
[Kel05] G.M. Kelly, On the operads of J.P. May, Reprints in Theory Appl. Categ.
13 (2005), 1-13.
[Lam69] J. Lambek, Deductive systems and categories. II. Standard construc-
tions and closed categories, in: 1969 Category Theory, Homology Theory and their
Applications, I (Battelle Inst. Conf., Seattle, Wash., 1968, Vol. 1) p.76-122, Springer,
Berlin, 1969.
[MSS02] M. Markl, S. Shnider, and J. Stasheff, Operads in Algebra, Topology
and Physics, Math. Surveys and Monographs 96, Amer. Math. Soc., Providence,
2002.
[May72] J.P. May, The geometry of iterated loop spaces, Lecture Notes in Math.
271, Springer-Verlag, New York, 1972.
[May97] J.P. May, Definitions: operads, algebras andmodules, Contemp. Math.
202, p.1–7, 1997.
[LV12] J.-L. Loday and B. Vallette, Algebraic Operads, Grund. der math. Wiss.
346, Springer-Verlag, New York, 2012.
[Yau16] D. Yau, Colored Operads, Graduate Studies in Math. 170, Amer. Math.
Soc., Providence, RI, 2016.
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15.3. Props
While an operad models operations with multiple inputs and one output, a prop–
short for product and permutation–models operationswith multiple inputs andmul-
tiple outputs. A typical example of a prop is the collection of functionsMap(Xm,Xn)
for a set X with m,n ≥ 0. Using the kind of pictures in Motivation 2.1.2, a function
f ∶ Xm // Xn may be depicted as follows.
f
...
...
d1 dn
c1 cm
Props were originally defined by Adams and Mac Lane [Mac65]. Variations of
props include wheeled props, in which there are contraction operations, modeling
maps
ξ ij ∶Map(Xm,Xn) // Map(Xm−1,Xn−1)
with 1 ≤ i ≤ n and 1 ≤ j ≤ m. If f is represented as in the previous picture, then its
contraction ξ ij f may be represented as follows.
f
d1 dn
c1 cm
i
j
The articles [Mar08, Val12] provide surveys of these compositional structures. The
book [YJ15] is a comprehensive foundation of this subject.
[Mac65] S. Mac Lane, Categorical algebra, Bull. Amer. Math. Soc. 71 (1965),
40-106.
[Mar08] M. Markl, Operads and PROPs, Handbook of Algebra 5, p.87-140, El-
sevier, 2008.
[MMS09] M. Markl, S. Merkulov, and S. Shadrin, Wheeled PROPs, graph com-
plexes and the master equation, J. Pure Appl. Algebra 213 (2009), 496-535.
[Val12] B. Vallette, Algebra +Homotopy = Operad, preprint, arXiv:1202.3245.
[YJ15] D. Yau andM.W. Johnson, A Foundation for PROPs, Algebras, andMod-
ules, Math. Surveys and Monographs 203, Amer. Math. Soc., Providence, RI, 2015
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15.4. Applications of Compositional Structures
This is a short list of applications of categories, operads, and props in the sciences,
including dynamical systems, computer science, engineering, network theory, lin-
guistics, biology, neuroscience, and machine learning.
[Asu14] A. Asudeh, Monads: Some Linguistic Applications, available at
http://users.ox.ac.uk/∼cpgl0036/handouts/asudeh-se-lfg13.pdf.
[BE14] J.C. Baez and J. Erbele, Categories in control, arXiv:1405.6881.
[BF15] J.C. Baez and B. Fong, A compositional framework for passing linear
networks, arXiv:1504.05625.
[BFP16] J.C. Baez, B. Fong, and B.S. Pollard, A compositional framework for
Markov processes, J. Math. Phys. 57, No. 3, 033301, 30 p. (2016).
[BO] J. Baez and N. Otter, Operads and the tree of life, available at
http://math.ucr.edu/home/baez/tree of life/tree of life.pdf.
[BS11] J.C. Baez and M. Stay, Physics, Topology, Logic and Computation: A
Rosetta Stone, in: New Structures for Physics, ed. Bob Coecke, Lecture Notes in
Physics vol. 813, Springer, Berlin, 2011, pp. 95-174.
[BSZ14] F. Bonchi, P. Sobocin´ski, and F. Zanasi, A categorical semantics of sig-
nal flow graphs, pp. 435-450, Lecture Notes in Comp. Sci. 8704, Springer, 2014.
[BP03] R. Brown and T. Porter, Category Theory and Higher Dimensional Alge-
bra: potential descriptive tools in neuroscience, in: Proceedings of the International
Conference on Theoretical Neurobiology, Delhi, February 2003, edited by Nandini
Singh, National Brain Research Centre, Conference Proceedings 1 (2003) 80-92.
[Coe10] B. Coecke, Quantum picturalism, Contemporary Physics 51 (2010), 59-
83.
[HSG13] C. Heunen, M. Sadrzadeh, and E. Grefenstette, ed., Quantum Physics
and Linguistics: A Compositional, Diagrammatic Discourse, Oxford, 2013.
[Ior12] O. Iordache, Self-Evolvable Systems: Machine Learning in Social Media,
Springer-Verlag, Berlin, 2012.
[Men15] M.A. Méndez, Set Operads in Combinatorics and Computer Science,
Springer, New York, 2015.
[RS13] D. Rupel and D.I. Spivak, The operad of temporal wiring diagrams:
formalizing a graphical language for discrete-time processes, arXiv:1307.6894.
[Spi13] D.I. Spivak, The operad of wiring diagrams: formalizing a graphical
language for databases, recursion, and plug-and-play circuits, arXiv:1305.0297.
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[Spi15] D.I. Spivak, Nesting of dynamic systems and mode-dependent net-
works, arXiv:1502.07380.
[Spi15b] D.I. Spivak, The steady states of coupled dynamical systems compose
according to matrix arithmetic, arXiv:1512.00802.
[SSR15] D.I. Spivak, P. Schultz, and D. Rupel, String diagrams for traced and
compact categories are oriented 1-cobordisms, arXiv:1508.01069.
[VSL15] D. Vagner, D.I. Spivak, and E. Lerman, Algebras of open dynamical
systems on the operad of wiring diagrams, Theory Appl. Categ. 30 (2015), 1793-
1822.
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1-delay node, 40
1-internal wasted wire, 45
1-loop, 41
1-output wire, 170
1-wasted wire, 44
2-cell, 41
algebra of discrete systems, 138
algebra of open dynamical systems, 146
associative law, 22
associative operad, 18
associativity of 2-cells, 49
associativity of a category, 24
associativity of an algebra, 107
associativity of an operad, 15, 20
associativity of in-splits, 56
associativity of out-splits, 59
associativity of splits, 178
associativity of undirected 2-cells, 176
black box, 25
block permutation, 17
block sum, 17
bottom equivariance, 17
box, 25, 155
cable, 155
category, 23
category of finite sets, 25
class, 13
coherence, 4
color map, 236
colored entries of an algebra, 106
colored operad, 15, 20
colored unit, 15
commutative law, 22
commutative operad, 18
commutativity of 1-loops, 52
commutativity of 1-wasted wires, 60
commutativity of 2-cells, 50
commutativity of in-splits, 56
commutativity of loops, 180
commutativity of out-splits, 59
commutativity of splits, 178
commutativity of undirected 2-cells, 176
○i-composition, 20
○i-composition in UWD, 161
○i-composition inWD, 31
○i-composition of structure maps, 108
composition, 20
composition of a simplex, 88
composition of a simplex in UWD, 204
concatenation, 15
conncted graph, 18
coproduct of boxes, 26
coproduct of finite sets, 25
cospan, 155
cut, 22
decomposition, 63, 190
decomposition of unary wiring diagrams, 71,
76
delay node, 27
δd, 40
demand, 27
discrete system, 136
Dm, 27
DN, 27
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double-loop, 52
dynamical systems, 1
edge substitution, 19
elementarily equivalent, 93
elementarily equivalent in UWD, 207
elementary equivalence, 93
elementary equivalence in UWD, 207
elementary relations, 61
elementary relations in UWD, 180
elementary subsimplex, 93
elementary subsimplex in UWD, 207
empty cell, 170
empty profile, 14
empty wiring diagram, 40
endomorphism operad, 17
entry map, 236
entry of an operad, 15
ǫ, 40, 170
equivalence of prewiring diagrams, 28
equivalent simplices, 93
equivalent simplices in UWD, 207
equivariance in UWD, 160, 163
equivariance inWD, 30, 32
equivariance of an algebra, 107
equivariance of an operad, 16, 22
external wasted wire, 28
externally supplied element, 69
Fin, 25
FinS, 25
finite presentation for the propagator algebra,
129
finite presentation for the algebra of discrete
systems, 143
finite presentation for the algebra of open
dynamical systems, 148
finite presentation for the relational algebra,
223
finite presentation for the typed relational
algebra, 230
finite presentation for UWD, 211
finite presentation for UWD-algebras, 219
finite presentation forWD, 98
finite presentation forWD-algebras, 117
finite presentation forWD●, 100
finite presentation forWD●-algebras, 136
finite presentation forWD0, 103
finite presentation forWD0-algebras, 144
generating undirected wiring diagrams, 172
generating wiring diagrams, 44
generators, 172
global input, 27
global output, 27
graph, 18
graph groupoids, 5
graph operation, 18
historical propagator, 119
historical propagators of type X, 120
historicity, 119
horizontal associativity, 21
horizontal associativity in UWD, 164
horizontal associativity inWD, 33
in-split, 42
induced operad algebra, 238
initial operad, 237
input, 25
input box, 27, 154
input profile, 15
input soldering function, 155
internal input, 28
internal output, 28
internal wasted wire, 28
internally supplied element, 69
isomorphism of operad algebras, 225
iterated loops, 201
iterated splits, 198
λ(X,x±), 171
λX,x, 41
left unity, 16, 21
length of a profile, 14
loop, 18, 171
loop element, 69
manifolds, 144
map of operad algebras, 224
map of operads, 236
(m,n)-cable, 155, 186
(≥ m,n)-cable, 186
(m,≥ n)-cable, 186
(≥ m,≥ n)-cable, 186
mode-dependent networks, 1
module over a monoid, 108
moment delay, 120
monoid, 17
monoid with multiple objects, 24
monoidal category, 4
morphism, 23
multicategory, 22, 280
multimaps, 22
n-ary element, 15
name change, 40
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no passing wires, 101
non-commutative probability space, 109
non-instantaneity requirement, 28
normal generating wiring diagram, 100
normal simplex, 100
normal stratified presentation, 100
normal stratified simplex, 100
normal wiring diagram, 99
object, 23
ω∗, 170
ωX,x, 45
ωY,y, 44
open dynamical system, 145
operad, 15, 20
operad algebra, 106
operad algebra induced along a map, 238
operad inclusion, 237
operad map, 236
operad map composition, 237
operadic composition, 15, 20
out-split, 43
output, 25
output box, 27
output color, 15
output soldering function, 155
Pentagon Axiom, 5
power set, 221
presentation, 89, 204
prewiring diagram, 27
profile, 14
prop, 280
propagator algebra, 124
props, 5
pushout, 158
readout function, 136
relational algebra of a set, 222
right action, 15
right permutation, 15
right unity, 16, 21
S-box, 25
S-finite set, 25
σX,x1,x2 , 42
σ(X,x1,x2), 172
σY,y1,y2 , 43
signal-flow graphs, 5
signed finite set, 25
simplex, 88
simplex in UWD, 204
singly-typed wiring diagram, 156
soldered to, 155
Sp, 27
Spivak’s Conjecture, 225
split, 172
state set, 136
stratified presentation, 91, 206
stratified presentations exist, 91
stratified presentations exist in UWD, 206
stratified simplex, 91
stratified simplex in UWD, 205
strict elementary equivalences, 103
strict elementary relation, 103
strict generating wiring diagram, 102
strict simplex, 102
strict stratified presentation, 103
strict stratified simplex, 103
strict wiring diagram, 101
string diagrams, 5
structure map of an algebra, 106
sub-operad, 237
subsimplex, 92
subsimplex in UWD, 207
substitution, 22
supplier, 28
supplier assignment, 28
supply, 27
supply wire, 28
symmetric group, 15
symmetric group action, 15
symmetric operad, 17
tangent bundle, 145
τX,Y, 40, 170
terminal operad, 237
θ(X,Y), 171
θX,Y, 41
top equivariance, 17
traced monoidal category, 279
traffic space, 109
transition diagram, 137
truncation, 119
typed relational algebra, 228
typed wiring diagram, 156
underline notation, 17
undirected 2-cell, 171
undirected name change, 170
undirected prewiring diagram, 154
undirected wiring diagram, 155
units in UWD, 160
units inWD, 30
unity in UWD, 163
unity inWD, 32
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unity of 2-cells, 49
unity of a category, 24
unity of an algebra, 107
unity of an operad, 16, 21
update function, 136
UWD, 156
UWD is an operad, 166
UWD-algebra, 214
value assignment, 25
vector field, 146
vertical associativity, 21
vertical associativity in UWD, 165
vertical associativity inWD, 35
vertical notation, 17
wasted cable, 155
WD, 29
WD is an operad, 36
WD-algebra, 110
WD●, 99
WD● is an operad, 99
WD●-algebra, 135
WD0, 101
WD0 is an operad, 102
WD0-algebra, 144
wheeled prop, 5, 281
wiring diagram, 29
